fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r166-tall-167838851400250
Last Updated
May 14, 2023

About the Execution of LoLA for FMS-PT-01000

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
5390.563 105350.00 86552.00 403.00 ???F????FTTTT?F? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851400250.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is FMS-PT-01000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851400250
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 8.0K Feb 25 20:10 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 20:10 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 20:08 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 25 20:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.8K Feb 25 20:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 101K Feb 25 20:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Feb 25 20:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 25 20:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-01000-CTLFireability-00
FORMULA_NAME FMS-PT-01000-CTLFireability-01
FORMULA_NAME FMS-PT-01000-CTLFireability-02
FORMULA_NAME FMS-PT-01000-CTLFireability-03
FORMULA_NAME FMS-PT-01000-CTLFireability-04
FORMULA_NAME FMS-PT-01000-CTLFireability-05
FORMULA_NAME FMS-PT-01000-CTLFireability-06
FORMULA_NAME FMS-PT-01000-CTLFireability-07
FORMULA_NAME FMS-PT-01000-CTLFireability-08
FORMULA_NAME FMS-PT-01000-CTLFireability-09
FORMULA_NAME FMS-PT-01000-CTLFireability-10
FORMULA_NAME FMS-PT-01000-CTLFireability-11
FORMULA_NAME FMS-PT-01000-CTLFireability-12
FORMULA_NAME FMS-PT-01000-CTLFireability-13
FORMULA_NAME FMS-PT-01000-CTLFireability-14
FORMULA_NAME FMS-PT-01000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678433976898

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-01000
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT FMS-PT-01000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA FMS-PT-01000-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-01000-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-01000-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-01000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-01000-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-01000-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-01000-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678434082248

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 10 (type EXCL) for 9 FMS-PT-01000-CTLFireability-03
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 10 (type EXCL) for FMS-PT-01000-CTLFireability-03
lola: result : false
lola: markings : 15018
lola: fired transitions : 19023
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 FMS-PT-01000-CTLFireability-15
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 4/224 12/32 FMS-PT-01000-CTLFireability-15 2717569 m, 543513 m/sec, 5955025 t fired, .

Time elapsed: 5 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 9/224 24/32 FMS-PT-01000-CTLFireability-15 5418675 m, 540221 m/sec, 13605886 t fired, .

Time elapsed: 10 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for FMS-PT-01000-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 FMS-PT-01000-CTLFireability-14
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for FMS-PT-01000-CTLFireability-14
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 FMS-PT-01000-CTLFireability-13
lola: time limit : 256 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/256 29/32 FMS-PT-01000-CTLFireability-13 6612912 m, 1322582 m/sec, 8051144 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for FMS-PT-01000-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
FMS-PT-01000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 FMS-PT-01000-CTLFireability-12
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for FMS-PT-01000-CTLFireability-12
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 FMS-PT-01000-CTLFireability-11
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for FMS-PT-01000-CTLFireability-11
lola: result : true
lola: markings : 6007
lola: fired transitions : 6015
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 FMS-PT-01000-CTLFireability-10
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for FMS-PT-01000-CTLFireability-10
lola: result : true
lola: markings : 3005
lola: fired transitions : 3004
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 27 FMS-PT-01000-CTLFireability-09
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for FMS-PT-01000-CTLFireability-09
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 FMS-PT-01000-CTLFireability-08
lola: time limit : 446 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for FMS-PT-01000-CTLFireability-08
lola: result : false
lola: markings : 10
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 FMS-PT-01000-CTLFireability-07
lola: time limit : 510 sec
lola: memory limit: 32 pages
lola: CANCELED task # 22 (type EXCL) for FMS-PT-01000-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 FMS-PT-01000-CTLFireability-06
lola: time limit : 595 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/595 22/32 FMS-PT-01000-CTLFireability-06 5005939 m, 1001187 m/sec, 9588125 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for FMS-PT-01000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 FMS-PT-01000-CTLFireability-05
lola: time limit : 712 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/712 20/32 FMS-PT-01000-CTLFireability-05 4469523 m, 893904 m/sec, 8115369 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for FMS-PT-01000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 FMS-PT-01000-CTLFireability-04
lola: time limit : 887 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 6/887 18/32 FMS-PT-01000-CTLFireability-04 4091483 m, 818296 m/sec, 11574327 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for FMS-PT-01000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 FMS-PT-01000-CTLFireability-02
lola: time limit : 1179 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1179 10/32 FMS-PT-01000-CTLFireability-02 2291093 m, 458218 m/sec, 6355211 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1179 19/32 FMS-PT-01000-CTLFireability-02 4524276 m, 446636 m/sec, 12557935 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/1179 31/32 FMS-PT-01000-CTLFireability-02 7282872 m, 551719 m/sec, 19553383 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for FMS-PT-01000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 FMS-PT-01000-CTLFireability-01
lola: time limit : 1759 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1759 22/32 FMS-PT-01000-CTLFireability-01 4948680 m, 989736 m/sec, 8911097 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for FMS-PT-01000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 FMS-PT-01000-CTLFireability-00
lola: time limit : 3509 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3509 16/32 FMS-PT-01000-CTLFireability-00 3885768 m, 777153 m/sec, 11632990 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FMS-PT-01000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3509 27/32 FMS-PT-01000-CTLFireability-00 6534276 m, 529701 m/sec, 19975292 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for FMS-PT-01000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-01000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
FMS-PT-01000-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-01000-CTLFireability-00: CTL unknown AGGR
FMS-PT-01000-CTLFireability-01: CTL unknown AGGR
FMS-PT-01000-CTLFireability-02: CTL unknown AGGR
FMS-PT-01000-CTLFireability-03: CTL false CTL model checker
FMS-PT-01000-CTLFireability-04: CTL unknown AGGR
FMS-PT-01000-CTLFireability-05: CTL unknown AGGR
FMS-PT-01000-CTLFireability-06: CTL unknown AGGR
FMS-PT-01000-CTLFireability-07: CTL unknown AGGR
FMS-PT-01000-CTLFireability-08: CTL false CTL model checker
FMS-PT-01000-CTLFireability-09: DISJ true state space /EXEF
FMS-PT-01000-CTLFireability-10: CTL true CTL model checker
FMS-PT-01000-CTLFireability-11: CTL true CTL model checker
FMS-PT-01000-CTLFireability-12: CTL true CTL model checker
FMS-PT-01000-CTLFireability-13: CTL unknown AGGR
FMS-PT-01000-CTLFireability-14: CTL false CTL model checker
FMS-PT-01000-CTLFireability-15: CTL unknown AGGR


Time elapsed: 106 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-01000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is FMS-PT-01000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851400250"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-01000.tgz
mv FMS-PT-01000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;