About the Execution of LoLA for Echo-PT-d03r07
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3038.775 | 829603.00 | 834670.00 | 2029.60 | ??TFTT?FFT????TT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851200098.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Echo-PT-d03r07, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851200098
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.7M
-rw-r--r-- 1 mcc users 9.4K Feb 25 14:11 CTLCardinality.txt
-rw-r--r-- 1 mcc users 106K Feb 25 14:11 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 14:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 14:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 25 14:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 25 14:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.2M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d03r07-CTLFireability-00
FORMULA_NAME Echo-PT-d03r07-CTLFireability-01
FORMULA_NAME Echo-PT-d03r07-CTLFireability-02
FORMULA_NAME Echo-PT-d03r07-CTLFireability-03
FORMULA_NAME Echo-PT-d03r07-CTLFireability-04
FORMULA_NAME Echo-PT-d03r07-CTLFireability-05
FORMULA_NAME Echo-PT-d03r07-CTLFireability-06
FORMULA_NAME Echo-PT-d03r07-CTLFireability-07
FORMULA_NAME Echo-PT-d03r07-CTLFireability-08
FORMULA_NAME Echo-PT-d03r07-CTLFireability-09
FORMULA_NAME Echo-PT-d03r07-CTLFireability-10
FORMULA_NAME Echo-PT-d03r07-CTLFireability-11
FORMULA_NAME Echo-PT-d03r07-CTLFireability-12
FORMULA_NAME Echo-PT-d03r07-CTLFireability-13
FORMULA_NAME Echo-PT-d03r07-CTLFireability-14
FORMULA_NAME Echo-PT-d03r07-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678416269827
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d03r07
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Echo-PT-d03r07
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA Echo-PT-d03r07-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d03r07-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d03r07-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d03r07-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d03r07-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d03r07-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d03r07-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d03r07-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d03r07-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678417099430
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-03: AXAG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-14: EG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 24 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 40 (type EXCL) for 39 Echo-PT-d03r07-CTLFireability-13
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-03: AXAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 1/223 2/32 Echo-PT-d03r07-CTLFireability-13 152955 m, 30591 m/sec, 251783 t fired, .
Time elapsed: 29 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-03: AXAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 6/223 7/32 Echo-PT-d03r07-CTLFireability-13 660256 m, 101460 m/sec, 1172593 t fired, .
Time elapsed: 34 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-03: AXAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 11/223 12/32 Echo-PT-d03r07-CTLFireability-13 1151687 m, 98286 m/sec, 2082666 t fired, .
Time elapsed: 39 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-03: AXAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 16/223 17/32 Echo-PT-d03r07-CTLFireability-13 1630783 m, 95819 m/sec, 3002943 t fired, .
Time elapsed: 44 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-03: AXAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 21/223 22/32 Echo-PT-d03r07-CTLFireability-13 2087706 m, 91384 m/sec, 3918210 t fired, .
Time elapsed: 49 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-03: AXAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 26/223 27/32 Echo-PT-d03r07-CTLFireability-13 2559982 m, 94455 m/sec, 4835261 t fired, .
Time elapsed: 54 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-03: AXAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 31/223 31/32 Echo-PT-d03r07-CTLFireability-13 3010313 m, 90066 m/sec, 5743067 t fired, .
Time elapsed: 59 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for Echo-PT-d03r07-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-03: AXAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 64 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 9 Echo-PT-d03r07-CTLFireability-03
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for Echo-PT-d03r07-CTLFireability-03
lola: result : true
lola: markings : 16
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 Echo-PT-d03r07-CTLFireability-15
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for Echo-PT-d03r07-CTLFireability-15
lola: result : true
lola: markings : 686
lola: fired transitions : 685
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Echo-PT-d03r07-CTLFireability-12
lola: time limit : 272 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/272 2/32 Echo-PT-d03r07-CTLFireability-12 158399 m, 31679 m/sec, 892126 t fired, .
Time elapsed: 69 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/272 4/32 Echo-PT-d03r07-CTLFireability-12 296965 m, 27713 m/sec, 1816802 t fired, .
Time elapsed: 74 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/272 5/32 Echo-PT-d03r07-CTLFireability-12 438237 m, 28254 m/sec, 2751524 t fired, .
Time elapsed: 79 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/272 6/32 Echo-PT-d03r07-CTLFireability-12 576357 m, 27624 m/sec, 3672540 t fired, .
Time elapsed: 84 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/272 8/32 Echo-PT-d03r07-CTLFireability-12 697809 m, 24290 m/sec, 4598745 t fired, .
Time elapsed: 89 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/272 9/32 Echo-PT-d03r07-CTLFireability-12 820268 m, 24491 m/sec, 5532054 t fired, .
Time elapsed: 94 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/272 10/32 Echo-PT-d03r07-CTLFireability-12 955810 m, 27108 m/sec, 6465913 t fired, .
Time elapsed: 99 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/272 12/32 Echo-PT-d03r07-CTLFireability-12 1082116 m, 25261 m/sec, 7399638 t fired, .
Time elapsed: 104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/272 13/32 Echo-PT-d03r07-CTLFireability-12 1205949 m, 24766 m/sec, 8336275 t fired, .
Time elapsed: 109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/272 14/32 Echo-PT-d03r07-CTLFireability-12 1334763 m, 25762 m/sec, 9267411 t fired, .
Time elapsed: 114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/272 15/32 Echo-PT-d03r07-CTLFireability-12 1465979 m, 26243 m/sec, 10185979 t fired, .
Time elapsed: 119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/272 17/32 Echo-PT-d03r07-CTLFireability-12 1586111 m, 24026 m/sec, 11105996 t fired, .
Time elapsed: 124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/272 18/32 Echo-PT-d03r07-CTLFireability-12 1707267 m, 24231 m/sec, 12030438 t fired, .
Time elapsed: 129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/272 19/32 Echo-PT-d03r07-CTLFireability-12 1828713 m, 24289 m/sec, 12948443 t fired, .
Time elapsed: 134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/272 20/32 Echo-PT-d03r07-CTLFireability-12 1937847 m, 21826 m/sec, 13872292 t fired, .
Time elapsed: 139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/272 21/32 Echo-PT-d03r07-CTLFireability-12 2044549 m, 21340 m/sec, 14796058 t fired, .
Time elapsed: 144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/272 23/32 Echo-PT-d03r07-CTLFireability-12 2151906 m, 21471 m/sec, 15725705 t fired, .
Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/272 24/32 Echo-PT-d03r07-CTLFireability-12 2273120 m, 24242 m/sec, 16644780 t fired, .
Time elapsed: 154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/272 25/32 Echo-PT-d03r07-CTLFireability-12 2380308 m, 21437 m/sec, 17564293 t fired, .
Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/272 26/32 Echo-PT-d03r07-CTLFireability-12 2489812 m, 21900 m/sec, 18497769 t fired, .
Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/272 27/32 Echo-PT-d03r07-CTLFireability-12 2604093 m, 22856 m/sec, 19427427 t fired, .
Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/272 29/32 Echo-PT-d03r07-CTLFireability-12 2738230 m, 26827 m/sec, 20345655 t fired, .
Time elapsed: 174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/272 30/32 Echo-PT-d03r07-CTLFireability-12 2858315 m, 24017 m/sec, 21265059 t fired, .
Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 120/272 31/32 Echo-PT-d03r07-CTLFireability-12 2979859 m, 24308 m/sec, 22193417 t fired, .
Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 125/272 32/32 Echo-PT-d03r07-CTLFireability-12 3101861 m, 24400 m/sec, 23117735 t fired, .
Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for Echo-PT-d03r07-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 Echo-PT-d03r07-CTLFireability-11
lola: time limit : 283 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/283 2/32 Echo-PT-d03r07-CTLFireability-11 139998 m, 27999 m/sec, 917592 t fired, .
Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/283 3/32 Echo-PT-d03r07-CTLFireability-11 263432 m, 24686 m/sec, 1851492 t fired, .
Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/283 4/32 Echo-PT-d03r07-CTLFireability-11 386833 m, 24680 m/sec, 2794790 t fired, .
Time elapsed: 209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/283 6/32 Echo-PT-d03r07-CTLFireability-11 510120 m, 24657 m/sec, 3728245 t fired, .
Time elapsed: 214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/283 7/32 Echo-PT-d03r07-CTLFireability-11 623855 m, 22747 m/sec, 4663865 t fired, .
Time elapsed: 219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/283 8/32 Echo-PT-d03r07-CTLFireability-11 733157 m, 21860 m/sec, 5602229 t fired, .
Time elapsed: 224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/283 9/32 Echo-PT-d03r07-CTLFireability-11 844087 m, 22186 m/sec, 6558624 t fired, .
Time elapsed: 229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/283 10/32 Echo-PT-d03r07-CTLFireability-11 967876 m, 24757 m/sec, 7514061 t fired, .
Time elapsed: 234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/283 12/32 Echo-PT-d03r07-CTLFireability-11 1080969 m, 22618 m/sec, 8471206 t fired, .
Time elapsed: 239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/283 13/32 Echo-PT-d03r07-CTLFireability-11 1191285 m, 22063 m/sec, 9429970 t fired, .
Time elapsed: 244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/283 14/32 Echo-PT-d03r07-CTLFireability-11 1305741 m, 22891 m/sec, 10389175 t fired, .
Time elapsed: 249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/283 15/32 Echo-PT-d03r07-CTLFireability-11 1427746 m, 24401 m/sec, 11331861 t fired, .
Time elapsed: 254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/283 16/32 Echo-PT-d03r07-CTLFireability-11 1538809 m, 22212 m/sec, 12279131 t fired, .
Time elapsed: 259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/283 17/32 Echo-PT-d03r07-CTLFireability-11 1649407 m, 22119 m/sec, 13229742 t fired, .
Time elapsed: 264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/283 19/32 Echo-PT-d03r07-CTLFireability-11 1760738 m, 22266 m/sec, 14183689 t fired, .
Time elapsed: 269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 80/283 20/32 Echo-PT-d03r07-CTLFireability-11 1867341 m, 21320 m/sec, 15125223 t fired, .
Time elapsed: 274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 85/283 21/32 Echo-PT-d03r07-CTLFireability-11 1965350 m, 19601 m/sec, 16069054 t fired, .
Time elapsed: 279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 90/283 22/32 Echo-PT-d03r07-CTLFireability-11 2064049 m, 19739 m/sec, 17019650 t fired, .
Time elapsed: 284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 95/283 23/32 Echo-PT-d03r07-CTLFireability-11 2165458 m, 20281 m/sec, 17979618 t fired, .
Time elapsed: 289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 100/283 24/32 Echo-PT-d03r07-CTLFireability-11 2274905 m, 21889 m/sec, 18933759 t fired, .
Time elapsed: 294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 105/283 25/32 Echo-PT-d03r07-CTLFireability-11 2374883 m, 19995 m/sec, 19888575 t fired, .
Time elapsed: 299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 110/283 26/32 Echo-PT-d03r07-CTLFireability-11 2474142 m, 19851 m/sec, 20842867 t fired, .
Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 115/283 27/32 Echo-PT-d03r07-CTLFireability-11 2573810 m, 19933 m/sec, 21801196 t fired, .
Time elapsed: 309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 120/283 28/32 Echo-PT-d03r07-CTLFireability-11 2695811 m, 24400 m/sec, 22742218 t fired, .
Time elapsed: 314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 125/283 29/32 Echo-PT-d03r07-CTLFireability-11 2806618 m, 22161 m/sec, 23688334 t fired, .
Time elapsed: 319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 130/283 30/32 Echo-PT-d03r07-CTLFireability-11 2917111 m, 22098 m/sec, 24636032 t fired, .
Time elapsed: 324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 135/283 32/32 Echo-PT-d03r07-CTLFireability-11 3029494 m, 22476 m/sec, 25592106 t fired, .
Time elapsed: 329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for Echo-PT-d03r07-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 Echo-PT-d03r07-CTLFireability-08
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Echo-PT-d03r07-CTLFireability-08
lola: result : false
lola: markings : 700
lola: fired transitions : 701
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 Echo-PT-d03r07-CTLFireability-06
lola: time limit : 326 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/326 2/32 Echo-PT-d03r07-CTLFireability-06 140741 m, 28148 m/sec, 781960 t fired, .
Time elapsed: 339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/326 3/32 Echo-PT-d03r07-CTLFireability-06 262565 m, 24364 m/sec, 1582080 t fired, .
Time elapsed: 344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/326 4/32 Echo-PT-d03r07-CTLFireability-06 383548 m, 24196 m/sec, 2385674 t fired, .
Time elapsed: 349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/326 6/32 Echo-PT-d03r07-CTLFireability-06 505365 m, 24363 m/sec, 3185738 t fired, .
Time elapsed: 354 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/326 7/32 Echo-PT-d03r07-CTLFireability-06 618522 m, 22631 m/sec, 3995087 t fired, .
Time elapsed: 359 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/326 8/32 Echo-PT-d03r07-CTLFireability-06 725140 m, 21323 m/sec, 4810193 t fired, .
Time elapsed: 364 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/326 9/32 Echo-PT-d03r07-CTLFireability-06 832941 m, 21560 m/sec, 5629276 t fired, .
Time elapsed: 369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/326 10/32 Echo-PT-d03r07-CTLFireability-06 950454 m, 23502 m/sec, 6434206 t fired, .
Time elapsed: 374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/326 11/32 Echo-PT-d03r07-CTLFireability-06 1062325 m, 22374 m/sec, 7244809 t fired, .
Time elapsed: 379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/326 12/32 Echo-PT-d03r07-CTLFireability-06 1169690 m, 21473 m/sec, 8060521 t fired, .
Time elapsed: 384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/326 14/32 Echo-PT-d03r07-CTLFireability-06 1275974 m, 21256 m/sec, 8872165 t fired, .
Time elapsed: 389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/326 15/32 Echo-PT-d03r07-CTLFireability-06 1394934 m, 23792 m/sec, 9671762 t fired, .
Time elapsed: 394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/326 16/32 Echo-PT-d03r07-CTLFireability-06 1504788 m, 21970 m/sec, 10485335 t fired, .
Time elapsed: 399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/326 17/32 Echo-PT-d03r07-CTLFireability-06 1611504 m, 21343 m/sec, 11302526 t fired, .
Time elapsed: 404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 76/326 18/32 Echo-PT-d03r07-CTLFireability-06 1718251 m, 21349 m/sec, 12120000 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 81/326 19/32 Echo-PT-d03r07-CTLFireability-06 1826479 m, 21645 m/sec, 12930869 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 86/326 20/32 Echo-PT-d03r07-CTLFireability-06 1924393 m, 19582 m/sec, 13751433 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 91/326 21/32 Echo-PT-d03r07-CTLFireability-06 2019550 m, 19031 m/sec, 14574906 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 96/326 22/32 Echo-PT-d03r07-CTLFireability-06 2115813 m, 19252 m/sec, 15403553 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 101/326 23/32 Echo-PT-d03r07-CTLFireability-06 2219282 m, 20693 m/sec, 16222172 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 106/326 24/32 Echo-PT-d03r07-CTLFireability-06 2321338 m, 20411 m/sec, 17039919 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 111/326 25/32 Echo-PT-d03r07-CTLFireability-06 2416792 m, 19090 m/sec, 17864633 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 116/326 26/32 Echo-PT-d03r07-CTLFireability-06 2513179 m, 19277 m/sec, 18691796 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 121/326 27/32 Echo-PT-d03r07-CTLFireability-06 2617064 m, 20777 m/sec, 19511212 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 126/326 28/32 Echo-PT-d03r07-CTLFireability-06 2733917 m, 23370 m/sec, 20314923 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 131/326 30/32 Echo-PT-d03r07-CTLFireability-06 2841153 m, 21447 m/sec, 21129976 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 136/326 31/32 Echo-PT-d03r07-CTLFireability-06 2947920 m, 21353 m/sec, 21946518 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 141/326 32/32 Echo-PT-d03r07-CTLFireability-06 3055709 m, 21557 m/sec, 22761044 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for Echo-PT-d03r07-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 Echo-PT-d03r07-CTLFireability-05
lola: time limit : 346 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for Echo-PT-d03r07-CTLFireability-05
lola: result : true
lola: markings : 687
lola: fired transitions : 687
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d03r07-CTLFireability-00
lola: time limit : 390 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/390 2/32 Echo-PT-d03r07-CTLFireability-00 158601 m, 31720 m/sec, 893520 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/390 4/32 Echo-PT-d03r07-CTLFireability-00 296734 m, 27626 m/sec, 1815189 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/390 5/32 Echo-PT-d03r07-CTLFireability-00 434915 m, 27636 m/sec, 2735150 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/390 6/32 Echo-PT-d03r07-CTLFireability-00 571896 m, 27396 m/sec, 3642073 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/390 8/32 Echo-PT-d03r07-CTLFireability-00 693547 m, 24330 m/sec, 4562645 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/390 9/32 Echo-PT-d03r07-CTLFireability-00 815162 m, 24323 m/sec, 5492170 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/390 10/32 Echo-PT-d03r07-CTLFireability-00 949288 m, 26825 m/sec, 6426187 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/390 12/32 Echo-PT-d03r07-CTLFireability-00 1077070 m, 25556 m/sec, 7358864 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/390 13/32 Echo-PT-d03r07-CTLFireability-00 1199189 m, 24423 m/sec, 8290887 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/390 14/32 Echo-PT-d03r07-CTLFireability-00 1327279 m, 25618 m/sec, 9216423 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/390 15/32 Echo-PT-d03r07-CTLFireability-00 1458031 m, 26150 m/sec, 10127442 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/390 17/32 Echo-PT-d03r07-CTLFireability-00 1579048 m, 24203 m/sec, 11049198 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/390 18/32 Echo-PT-d03r07-CTLFireability-00 1701598 m, 24510 m/sec, 11983278 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/390 19/32 Echo-PT-d03r07-CTLFireability-00 1823561 m, 24392 m/sec, 12908332 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/390 20/32 Echo-PT-d03r07-CTLFireability-00 1932908 m, 21869 m/sec, 13825835 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/390 21/32 Echo-PT-d03r07-CTLFireability-00 2039863 m, 21391 m/sec, 14751867 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/390 22/32 Echo-PT-d03r07-CTLFireability-00 2147722 m, 21571 m/sec, 15686151 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/390 24/32 Echo-PT-d03r07-CTLFireability-00 2269421 m, 24339 m/sec, 16614507 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/390 25/32 Echo-PT-d03r07-CTLFireability-00 2377620 m, 21639 m/sec, 17538785 t fired, .
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/390 26/32 Echo-PT-d03r07-CTLFireability-00 2484861 m, 21448 m/sec, 18462367 t fired, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/390 27/32 Echo-PT-d03r07-CTLFireability-00 2598938 m, 22815 m/sec, 19396749 t fired, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/390 28/32 Echo-PT-d03r07-CTLFireability-00 2733740 m, 26960 m/sec, 20313845 t fired, .
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/390 30/32 Echo-PT-d03r07-CTLFireability-00 2854999 m, 24251 m/sec, 21237702 t fired, .
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/390 31/32 Echo-PT-d03r07-CTLFireability-00 2976956 m, 24391 m/sec, 22171736 t fired, .
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/390 32/32 Echo-PT-d03r07-CTLFireability-00 3099296 m, 24468 m/sec, 23099918 t fired, .
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for Echo-PT-d03r07-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-02: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-04: EG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-09: EFAG 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-14: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 49 (type EXCL) for 27 Echo-PT-d03r07-CTLFireability-09
lola: time limit : 427 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for Echo-PT-d03r07-CTLFireability-09
lola: result : false
lola: markings : 229
lola: fired transitions : 228
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 Echo-PT-d03r07-CTLFireability-14
lola: time limit : 498 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for Echo-PT-d03r07-CTLFireability-14
lola: result : true
lola: markings : 686
lola: fired transitions : 685
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Echo-PT-d03r07-CTLFireability-04
lola: time limit : 598 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Echo-PT-d03r07-CTLFireability-04
lola: result : true
lola: markings : 686
lola: fired transitions : 685
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Echo-PT-d03r07-CTLFireability-02
lola: time limit : 747 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Echo-PT-d03r07-CTLFireability-02
lola: result : true
lola: markings : 686
lola: fired transitions : 685
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Echo-PT-d03r07-CTLFireability-07
lola: time limit : 996 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for Echo-PT-d03r07-CTLFireability-07
lola: result : false
lola: markings : 686
lola: fired transitions : 685
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Echo-PT-d03r07-CTLFireability-10
lola: time limit : 1494 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 4/1494 1/32 Echo-PT-d03r07-CTLFireability-10 86005 m, 17201 m/sec, 721141 t fired, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 9/1494 2/32 Echo-PT-d03r07-CTLFireability-10 182937 m, 19386 m/sec, 1607219 t fired, .
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 14/1494 3/32 Echo-PT-d03r07-CTLFireability-10 276175 m, 18647 m/sec, 2502851 t fired, .
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 19/1494 4/32 Echo-PT-d03r07-CTLFireability-10 370400 m, 18845 m/sec, 3407803 t fired, .
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 24/1494 5/32 Echo-PT-d03r07-CTLFireability-10 466100 m, 19140 m/sec, 4318415 t fired, .
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 29/1494 6/32 Echo-PT-d03r07-CTLFireability-10 557413 m, 18262 m/sec, 5217854 t fired, .
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 34/1494 7/32 Echo-PT-d03r07-CTLFireability-10 642898 m, 17097 m/sec, 6110615 t fired, .
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 39/1494 8/32 Echo-PT-d03r07-CTLFireability-10 727454 m, 16911 m/sec, 7010250 t fired, .
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 44/1494 9/32 Echo-PT-d03r07-CTLFireability-10 813568 m, 17222 m/sec, 7921350 t fired, .
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 49/1494 10/32 Echo-PT-d03r07-CTLFireability-10 904594 m, 18205 m/sec, 8835060 t fired, .
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 54/1494 11/32 Echo-PT-d03r07-CTLFireability-10 995911 m, 18263 m/sec, 9735694 t fired, .
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 59/1494 12/32 Echo-PT-d03r07-CTLFireability-10 1082567 m, 17331 m/sec, 10651396 t fired, .
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 64/1494 12/32 Echo-PT-d03r07-CTLFireability-10 1169390 m, 17364 m/sec, 11566329 t fired, .
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 69/1494 13/32 Echo-PT-d03r07-CTLFireability-10 1255589 m, 17239 m/sec, 12485166 t fired, .
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 74/1494 14/32 Echo-PT-d03r07-CTLFireability-10 1346267 m, 18135 m/sec, 13384035 t fired, .
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 79/1494 15/32 Echo-PT-d03r07-CTLFireability-10 1437148 m, 18176 m/sec, 14278469 t fired, .
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 84/1494 16/32 Echo-PT-d03r07-CTLFireability-10 1520556 m, 16681 m/sec, 15179021 t fired, .
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 89/1494 17/32 Echo-PT-d03r07-CTLFireability-10 1606347 m, 17158 m/sec, 16079785 t fired, .
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 94/1494 18/32 Echo-PT-d03r07-CTLFireability-10 1693004 m, 17331 m/sec, 16997708 t fired, .
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 99/1494 19/32 Echo-PT-d03r07-CTLFireability-10 1779091 m, 17217 m/sec, 17902633 t fired, .
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 104/1494 20/32 Echo-PT-d03r07-CTLFireability-10 1861953 m, 16572 m/sec, 18801439 t fired, .
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 109/1494 20/32 Echo-PT-d03r07-CTLFireability-10 1938474 m, 15304 m/sec, 19693284 t fired, .
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 114/1494 21/32 Echo-PT-d03r07-CTLFireability-10 2016597 m, 15624 m/sec, 20598417 t fired, .
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 119/1494 22/32 Echo-PT-d03r07-CTLFireability-10 2095417 m, 15764 m/sec, 21509000 t fired, .
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 124/1494 23/32 Echo-PT-d03r07-CTLFireability-10 2176958 m, 16308 m/sec, 22425843 t fired, .
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 129/1494 24/32 Echo-PT-d03r07-CTLFireability-10 2261063 m, 16821 m/sec, 23328706 t fired, .
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 134/1494 24/32 Echo-PT-d03r07-CTLFireability-10 2341550 m, 16097 m/sec, 24243234 t fired, .
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 139/1494 25/32 Echo-PT-d03r07-CTLFireability-10 2420322 m, 15754 m/sec, 25154187 t fired, .
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 144/1494 26/32 Echo-PT-d03r07-CTLFireability-10 2498436 m, 15622 m/sec, 26061119 t fired, .
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 149/1494 27/32 Echo-PT-d03r07-CTLFireability-10 2575316 m, 15376 m/sec, 26966706 t fired, .
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 154/1494 28/32 Echo-PT-d03r07-CTLFireability-10 2667282 m, 18393 m/sec, 27856402 t fired, .
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 159/1494 29/32 Echo-PT-d03r07-CTLFireability-10 2755632 m, 17670 m/sec, 28747998 t fired, .
Time elapsed: 770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 164/1494 30/32 Echo-PT-d03r07-CTLFireability-10 2840359 m, 16945 m/sec, 29644940 t fired, .
Time elapsed: 775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 169/1494 30/32 Echo-PT-d03r07-CTLFireability-10 2925012 m, 16930 m/sec, 30547104 t fired, .
Time elapsed: 780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 174/1494 31/32 Echo-PT-d03r07-CTLFireability-10 3009974 m, 16992 m/sec, 31463520 t fired, .
Time elapsed: 785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 179/1494 32/32 Echo-PT-d03r07-CTLFireability-10 3095927 m, 17190 m/sec, 32362734 t fired, .
Time elapsed: 790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for Echo-PT-d03r07-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 Echo-PT-d03r07-CTLFireability-01
lola: time limit : 2805 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/2805 6/32 Echo-PT-d03r07-CTLFireability-01 546001 m, 109200 m/sec, 897593 t fired, .
Time elapsed: 800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/2805 11/32 Echo-PT-d03r07-CTLFireability-01 1039950 m, 98789 m/sec, 1779279 t fired, .
Time elapsed: 805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/2805 16/32 Echo-PT-d03r07-CTLFireability-01 1528680 m, 97746 m/sec, 2662635 t fired, .
Time elapsed: 810 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/2805 21/32 Echo-PT-d03r07-CTLFireability-01 2025440 m, 99352 m/sec, 3561527 t fired, .
Time elapsed: 815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/2805 26/32 Echo-PT-d03r07-CTLFireability-01 2509448 m, 96801 m/sec, 4430374 t fired, .
Time elapsed: 820 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/2805 31/32 Echo-PT-d03r07-CTLFireability-01 2970193 m, 92149 m/sec, 5298463 t fired, .
Time elapsed: 825 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for Echo-PT-d03r07-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r07-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 830 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-CTLFireability-00: CTL unknown AGGR
Echo-PT-d03r07-CTLFireability-01: CTL unknown AGGR
Echo-PT-d03r07-CTLFireability-02: EG true state space / EG
Echo-PT-d03r07-CTLFireability-03: AXAG false state space /EXEF
Echo-PT-d03r07-CTLFireability-04: EG true state space / EG
Echo-PT-d03r07-CTLFireability-05: CTL true CTL model checker
Echo-PT-d03r07-CTLFireability-06: CTL unknown AGGR
Echo-PT-d03r07-CTLFireability-07: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-08: CTL false CTL model checker
Echo-PT-d03r07-CTLFireability-09: EFAG true tscc_search
Echo-PT-d03r07-CTLFireability-10: CTL unknown AGGR
Echo-PT-d03r07-CTLFireability-11: CTL unknown AGGR
Echo-PT-d03r07-CTLFireability-12: CTL unknown AGGR
Echo-PT-d03r07-CTLFireability-13: CTL unknown AGGR
Echo-PT-d03r07-CTLFireability-14: EG true state space / EG
Echo-PT-d03r07-CTLFireability-15: CTL true CTL model checker
Time elapsed: 830 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d03r07"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Echo-PT-d03r07, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851200098"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d03r07.tgz
mv Echo-PT-d03r07 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;