fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r166-tall-167838851200082
Last Updated
May 14, 2023

About the Execution of LoLA for Echo-PT-d03r03

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
4375.027 350619.00 338325.00 894.30 ?F?F?TT??T?T?TT? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851200082.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Echo-PT-d03r03, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851200082
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 528K
-rw-r--r-- 1 mcc users 7.4K Feb 25 14:04 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 25 14:04 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Feb 25 14:03 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 14:03 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.3K Feb 25 14:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 85K Feb 25 14:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Feb 25 14:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 25 14:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 114K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d03r03-CTLFireability-00
FORMULA_NAME Echo-PT-d03r03-CTLFireability-01
FORMULA_NAME Echo-PT-d03r03-CTLFireability-02
FORMULA_NAME Echo-PT-d03r03-CTLFireability-03
FORMULA_NAME Echo-PT-d03r03-CTLFireability-04
FORMULA_NAME Echo-PT-d03r03-CTLFireability-05
FORMULA_NAME Echo-PT-d03r03-CTLFireability-06
FORMULA_NAME Echo-PT-d03r03-CTLFireability-07
FORMULA_NAME Echo-PT-d03r03-CTLFireability-08
FORMULA_NAME Echo-PT-d03r03-CTLFireability-09
FORMULA_NAME Echo-PT-d03r03-CTLFireability-10
FORMULA_NAME Echo-PT-d03r03-CTLFireability-11
FORMULA_NAME Echo-PT-d03r03-CTLFireability-12
FORMULA_NAME Echo-PT-d03r03-CTLFireability-13
FORMULA_NAME Echo-PT-d03r03-CTLFireability-14
FORMULA_NAME Echo-PT-d03r03-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678412801043

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d03r03
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Echo-PT-d03r03
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA Echo-PT-d03r03-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r03-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r03-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r03-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r03-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r03-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r03-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r03-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678413151662

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 37 (type EXCL) for 36 Echo-PT-d03r03-CTLFireability-12
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 48 (type FNDP) for 15 Echo-PT-d03r03-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 15 Echo-PT-d03r03-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SRCH) for 15 Echo-PT-d03r03-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 48 (type FNDP) for Echo-PT-d03r03-CTLFireability-05
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 49 (type EQUN) for Echo-PT-d03r03-CTLFireability-05 (obsolete)
lola: CANCELED task # 51 (type SRCH) for Echo-PT-d03r03-CTLFireability-05 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 51 (type SRCH) for Echo-PT-d03r03-CTLFireability-05
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-49.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: place or transition ordering is non-deterministic

lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 49 (type EQUN) for Echo-PT-d03r03-CTLFireability-05
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/240 6/32 Echo-PT-d03r03-CTLFireability-12 1171851 m, 234370 m/sec, 4868293 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/240 11/32 Echo-PT-d03r03-CTLFireability-12 2280226 m, 221675 m/sec, 9671429 t fired, .

Time elapsed: 10 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/240 15/32 Echo-PT-d03r03-CTLFireability-12 3347599 m, 213474 m/sec, 14533417 t fired, .

Time elapsed: 15 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/240 20/32 Echo-PT-d03r03-CTLFireability-12 4387919 m, 208064 m/sec, 19400480 t fired, .

Time elapsed: 20 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/240 25/32 Echo-PT-d03r03-CTLFireability-12 5471824 m, 216781 m/sec, 24039056 t fired, .

Time elapsed: 25 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/240 29/32 Echo-PT-d03r03-CTLFireability-12 6439406 m, 193516 m/sec, 28714604 t fired, .

Time elapsed: 30 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for Echo-PT-d03r03-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 Echo-PT-d03r03-CTLFireability-15
lola: time limit : 254 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/254 5/32 Echo-PT-d03r03-CTLFireability-15 1006573 m, 201314 m/sec, 2372695 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/254 9/32 Echo-PT-d03r03-CTLFireability-15 1959077 m, 190500 m/sec, 4823977 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/254 14/32 Echo-PT-d03r03-CTLFireability-15 2857254 m, 179635 m/sec, 7110245 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/254 18/32 Echo-PT-d03r03-CTLFireability-15 3732141 m, 174977 m/sec, 9518011 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/254 21/32 Echo-PT-d03r03-CTLFireability-15 4554566 m, 164485 m/sec, 11817750 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/254 25/32 Echo-PT-d03r03-CTLFireability-15 5422645 m, 173615 m/sec, 14317970 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/254 29/32 Echo-PT-d03r03-CTLFireability-15 6292087 m, 173888 m/sec, 16650961 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for Echo-PT-d03r03-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 Echo-PT-d03r03-CTLFireability-14
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for Echo-PT-d03r03-CTLFireability-14
lola: result : true
lola: markings : 35
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 Echo-PT-d03r03-CTLFireability-13
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for Echo-PT-d03r03-CTLFireability-13
lola: result : true
lola: markings : 55
lola: fired transitions : 163
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Echo-PT-d03r03-CTLFireability-10
lola: time limit : 320 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/320 4/32 Echo-PT-d03r03-CTLFireability-10 899608 m, 179921 m/sec, 6245084 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/320 8/32 Echo-PT-d03r03-CTLFireability-10 1780416 m, 176161 m/sec, 12193242 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/320 12/32 Echo-PT-d03r03-CTLFireability-10 2556011 m, 155119 m/sec, 18199958 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/320 15/32 Echo-PT-d03r03-CTLFireability-10 3371359 m, 163069 m/sec, 24225626 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/320 19/32 Echo-PT-d03r03-CTLFireability-10 4135321 m, 152792 m/sec, 30290323 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/320 22/32 Echo-PT-d03r03-CTLFireability-10 4895223 m, 151980 m/sec, 36106449 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/320 26/32 Echo-PT-d03r03-CTLFireability-10 5655669 m, 152089 m/sec, 41715652 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/320 29/32 Echo-PT-d03r03-CTLFireability-10 6421482 m, 153162 m/sec, 47367986 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/320 32/32 Echo-PT-d03r03-CTLFireability-10 7202071 m, 156117 m/sec, 52950532 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for Echo-PT-d03r03-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 Echo-PT-d03r03-CTLFireability-09
lola: time limit : 347 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for Echo-PT-d03r03-CTLFireability-09
lola: result : true
lola: markings : 12390
lola: fired transitions : 65518
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 Echo-PT-d03r03-CTLFireability-08
lola: time limit : 386 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/386 4/32 Echo-PT-d03r03-CTLFireability-08 896572 m, 179314 m/sec, 6228202 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/386 8/32 Echo-PT-d03r03-CTLFireability-08 1782111 m, 177107 m/sec, 12204606 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/386 12/32 Echo-PT-d03r03-CTLFireability-08 2562094 m, 155996 m/sec, 18258203 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/386 16/32 Echo-PT-d03r03-CTLFireability-08 3385228 m, 164626 m/sec, 24333468 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/386 19/32 Echo-PT-d03r03-CTLFireability-08 4155152 m, 153984 m/sec, 30449397 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/386 22/32 Echo-PT-d03r03-CTLFireability-08 4924462 m, 153862 m/sec, 36296864 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/386 26/32 Echo-PT-d03r03-CTLFireability-08 5685882 m, 152284 m/sec, 41948227 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/386 29/32 Echo-PT-d03r03-CTLFireability-08 6459118 m, 154647 m/sec, 47636342 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for Echo-PT-d03r03-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 Echo-PT-d03r03-CTLFireability-07
lola: time limit : 428 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/428 7/32 Echo-PT-d03r03-CTLFireability-07 1511417 m, 302283 m/sec, 6436523 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/428 14/32 Echo-PT-d03r03-CTLFireability-07 2893139 m, 276344 m/sec, 12530365 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/428 19/32 Echo-PT-d03r03-CTLFireability-07 4112826 m, 243937 m/sec, 18800443 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/428 24/32 Echo-PT-d03r03-CTLFireability-07 5232175 m, 223869 m/sec, 24797642 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/428 29/32 Echo-PT-d03r03-CTLFireability-07 6297644 m, 213093 m/sec, 30886702 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for Echo-PT-d03r03-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 Echo-PT-d03r03-CTLFireability-06
lola: time limit : 485 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Echo-PT-d03r03-CTLFireability-06
lola: result : true
lola: markings : 54
lola: fired transitions : 116
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Echo-PT-d03r03-CTLFireability-03
lola: time limit : 566 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for Echo-PT-d03r03-CTLFireability-03
lola: result : false
lola: markings : 55
lola: fired transitions : 219
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Echo-PT-d03r03-CTLFireability-02
lola: time limit : 680 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/680 5/32 Echo-PT-d03r03-CTLFireability-02 1010290 m, 202058 m/sec, 6906855 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/680 9/32 Echo-PT-d03r03-CTLFireability-02 1955984 m, 189138 m/sec, 13428690 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/680 13/32 Echo-PT-d03r03-CTLFireability-02 2783396 m, 165482 m/sec, 19946984 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/680 17/32 Echo-PT-d03r03-CTLFireability-02 3668887 m, 177098 m/sec, 26658602 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/680 20/32 Echo-PT-d03r03-CTLFireability-02 4494970 m, 165216 m/sec, 33216209 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/680 24/32 Echo-PT-d03r03-CTLFireability-02 5380062 m, 177018 m/sec, 39558496 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/680 28/32 Echo-PT-d03r03-CTLFireability-02 6180256 m, 160038 m/sec, 45631214 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/680 32/32 Echo-PT-d03r03-CTLFireability-02 7047023 m, 173353 m/sec, 51834822 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for Echo-PT-d03r03-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-11: EFEG 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 Echo-PT-d03r03-CTLFireability-01
lola: time limit : 838 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Echo-PT-d03r03-CTLFireability-01
lola: result : false
lola: markings : 55
lola: fired transitions : 220
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 Echo-PT-d03r03-CTLFireability-11
lola: time limit : 1118 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for Echo-PT-d03r03-CTLFireability-11
lola: result : true
lola: markings : 54
lola: fired transitions : 53
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Echo-PT-d03r03-CTLFireability-04
lola: time limit : 1677 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/1677 4/32 Echo-PT-d03r03-CTLFireability-04 834595 m, 166919 m/sec, 7179793 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/1677 8/32 Echo-PT-d03r03-CTLFireability-04 1638146 m, 160710 m/sec, 14016703 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/1677 11/32 Echo-PT-d03r03-CTLFireability-04 2360659 m, 144502 m/sec, 20847265 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/1677 14/32 Echo-PT-d03r03-CTLFireability-04 3065111 m, 140890 m/sec, 27597673 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/1677 17/32 Echo-PT-d03r03-CTLFireability-04 3789629 m, 144903 m/sec, 34528236 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/1677 20/32 Echo-PT-d03r03-CTLFireability-04 4475499 m, 137174 m/sec, 41282067 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/1677 24/32 Echo-PT-d03r03-CTLFireability-04 5218128 m, 148525 m/sec, 47946285 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/1677 26/32 Echo-PT-d03r03-CTLFireability-04 5843842 m, 125142 m/sec, 54325821 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/1677 30/32 Echo-PT-d03r03-CTLFireability-04 6636363 m, 158504 m/sec, 60839718 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for Echo-PT-d03r03-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d03r03-CTLFireability-00
lola: time limit : 3305 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3305 4/32 Echo-PT-d03r03-CTLFireability-00 758921 m, 151784 m/sec, 6653707 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3305 7/32 Echo-PT-d03r03-CTLFireability-00 1462260 m, 140667 m/sec, 12919065 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3305 10/32 Echo-PT-d03r03-CTLFireability-00 2158081 m, 139164 m/sec, 19306714 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/3305 13/32 Echo-PT-d03r03-CTLFireability-00 2809060 m, 130195 m/sec, 25784202 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/3305 16/32 Echo-PT-d03r03-CTLFireability-00 3503636 m, 138915 m/sec, 32303092 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/3305 19/32 Echo-PT-d03r03-CTLFireability-00 4155572 m, 130387 m/sec, 38780358 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/3305 22/32 Echo-PT-d03r03-CTLFireability-00 4787323 m, 126350 m/sec, 44980005 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/3305 25/32 Echo-PT-d03r03-CTLFireability-00 5451542 m, 132843 m/sec, 51025294 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/3305 27/32 Echo-PT-d03r03-CTLFireability-00 6058285 m, 121348 m/sec, 56962906 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/3305 30/32 Echo-PT-d03r03-CTLFireability-00 6725443 m, 133431 m/sec, 63022450 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for Echo-PT-d03r03-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r03-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d03r03-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r03-CTLFireability-00: CTL unknown AGGR
Echo-PT-d03r03-CTLFireability-01: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-02: CTL unknown AGGR
Echo-PT-d03r03-CTLFireability-03: CTL false CTL model checker
Echo-PT-d03r03-CTLFireability-04: CTL unknown AGGR
Echo-PT-d03r03-CTLFireability-05: EF true findpath
Echo-PT-d03r03-CTLFireability-06: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-07: CTL unknown AGGR
Echo-PT-d03r03-CTLFireability-08: CTL unknown AGGR
Echo-PT-d03r03-CTLFireability-09: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-10: CTL unknown AGGR
Echo-PT-d03r03-CTLFireability-11: EFEG true state space /EFEG
Echo-PT-d03r03-CTLFireability-12: CTL unknown AGGR
Echo-PT-d03r03-CTLFireability-13: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-14: CTL true CTL model checker
Echo-PT-d03r03-CTLFireability-15: CTL unknown AGGR


Time elapsed: 350 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d03r03"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Echo-PT-d03r03, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851200082"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d03r03.tgz
mv Echo-PT-d03r03 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;