About the Execution of LoLA for Echo-PT-d02r11
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3775.432 | 3600000.00 | 953174.00 | 8316.90 | ????FTFTFF?F??T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851200058.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Echo-PT-d02r11, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851200058
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 908K
-rw-r--r-- 1 mcc users 6.3K Feb 25 14:03 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K Feb 25 14:03 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 25 14:03 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 14:03 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Feb 25 14:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Feb 25 14:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 14:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 469K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d02r11-CTLFireability-00
FORMULA_NAME Echo-PT-d02r11-CTLFireability-01
FORMULA_NAME Echo-PT-d02r11-CTLFireability-02
FORMULA_NAME Echo-PT-d02r11-CTLFireability-03
FORMULA_NAME Echo-PT-d02r11-CTLFireability-04
FORMULA_NAME Echo-PT-d02r11-CTLFireability-05
FORMULA_NAME Echo-PT-d02r11-CTLFireability-06
FORMULA_NAME Echo-PT-d02r11-CTLFireability-07
FORMULA_NAME Echo-PT-d02r11-CTLFireability-08
FORMULA_NAME Echo-PT-d02r11-CTLFireability-09
FORMULA_NAME Echo-PT-d02r11-CTLFireability-10
FORMULA_NAME Echo-PT-d02r11-CTLFireability-11
FORMULA_NAME Echo-PT-d02r11-CTLFireability-12
FORMULA_NAME Echo-PT-d02r11-CTLFireability-13
FORMULA_NAME Echo-PT-d02r11-CTLFireability-14
FORMULA_NAME Echo-PT-d02r11-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678410288969
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d02r11
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Echo-PT-d02r11
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA Echo-PT-d02r11-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r11-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r11-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r11-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r11-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r11-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r11-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Echo-PT-d02r11-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 12444644 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16173028 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH INITIAL
lola: LAUNCH task # 22 (type CNST) for 21 Echo-PT-d02r11-CTLFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 22 (type CNST) for Echo-PT-d02r11-CTLFireability-07
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d02r11-CTLFireability-00
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:735
lola: rewrite Frontend/Parser/formula_rewrite.k:695
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/199 3/32 Echo-PT-d02r11-CTLFireability-00 460540 m, 92108 m/sec, 1889851 t fired, .
Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/199 5/32 Echo-PT-d02r11-CTLFireability-00 969884 m, 101868 m/sec, 4220090 t fired, .
Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 14/199 7/32 Echo-PT-d02r11-CTLFireability-00 1449068 m, 95836 m/sec, 6538503 t fired, .
Time elapsed: 16 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 19/199 9/32 Echo-PT-d02r11-CTLFireability-00 1937951 m, 97776 m/sec, 8885334 t fired, .
Time elapsed: 21 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 24/199 11/32 Echo-PT-d02r11-CTLFireability-00 2389892 m, 90388 m/sec, 11243623 t fired, .
Time elapsed: 26 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 29/199 14/32 Echo-PT-d02r11-CTLFireability-00 2877888 m, 97599 m/sec, 13600174 t fired, .
Time elapsed: 31 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 34/199 16/32 Echo-PT-d02r11-CTLFireability-00 3342546 m, 92931 m/sec, 15970985 t fired, .
Time elapsed: 36 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 39/199 18/32 Echo-PT-d02r11-CTLFireability-00 3818941 m, 95279 m/sec, 18350127 t fired, .
Time elapsed: 41 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 44/199 20/32 Echo-PT-d02r11-CTLFireability-00 4295230 m, 95257 m/sec, 20734441 t fired, .
Time elapsed: 46 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 49/199 22/32 Echo-PT-d02r11-CTLFireability-00 4765313 m, 94016 m/sec, 23142360 t fired, .
Time elapsed: 51 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 54/199 24/32 Echo-PT-d02r11-CTLFireability-00 5259592 m, 98855 m/sec, 25561789 t fired, .
Time elapsed: 56 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 59/199 26/32 Echo-PT-d02r11-CTLFireability-00 5718962 m, 91874 m/sec, 27981828 t fired, .
Time elapsed: 61 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 64/199 29/32 Echo-PT-d02r11-CTLFireability-00 6217134 m, 99634 m/sec, 30383554 t fired, .
Time elapsed: 66 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 69/199 31/32 Echo-PT-d02r11-CTLFireability-00 6682918 m, 93156 m/sec, 32813077 t fired, .
Time elapsed: 71 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for Echo-PT-d02r11-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for 54 Echo-PT-d02r11-CTLFireability-14
lola: time limit : 207 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for Echo-PT-d02r11-CTLFireability-14
lola: result : true
lola: markings : 245
lola: fired transitions : 974
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 39 Echo-PT-d02r11-CTLFireability-13
lola: time limit : 220 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 1 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/220 6/32 Echo-PT-d02r11-CTLFireability-13 1267893 m, 253578 m/sec, 2862159 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 1 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/220 11/32 Echo-PT-d02r11-CTLFireability-13 2415236 m, 229468 m/sec, 5657370 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 1 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/220 16/32 Echo-PT-d02r11-CTLFireability-13 3535410 m, 224034 m/sec, 8440240 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 1 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 20/220 21/32 Echo-PT-d02r11-CTLFireability-13 4657900 m, 224498 m/sec, 11258262 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 1 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 25/220 26/32 Echo-PT-d02r11-CTLFireability-13 5766916 m, 221803 m/sec, 14072967 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 1 0 4 0 0 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 30/220 31/32 Echo-PT-d02r11-CTLFireability-13 6913444 m, 229305 m/sec, 16885874 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for Echo-PT-d02r11-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 Echo-PT-d02r11-CTLFireability-11
lola: time limit : 232 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for Echo-PT-d02r11-CTLFireability-11
lola: result : false
lola: markings : 243
lola: fired transitions : 483
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Echo-PT-d02r11-CTLFireability-10
lola: time limit : 249 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/249 2/32 Echo-PT-d02r11-CTLFireability-10 389239 m, 77847 m/sec, 2907561 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/249 4/32 Echo-PT-d02r11-CTLFireability-10 749714 m, 72095 m/sec, 5848928 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/249 5/32 Echo-PT-d02r11-CTLFireability-10 1090739 m, 68205 m/sec, 8792368 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/249 7/32 Echo-PT-d02r11-CTLFireability-10 1421770 m, 66206 m/sec, 11815826 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/249 8/32 Echo-PT-d02r11-CTLFireability-10 1754723 m, 66590 m/sec, 14772774 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/249 10/32 Echo-PT-d02r11-CTLFireability-10 2076208 m, 64297 m/sec, 17662082 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/249 11/32 Echo-PT-d02r11-CTLFireability-10 2372062 m, 59170 m/sec, 20514831 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/249 12/32 Echo-PT-d02r11-CTLFireability-10 2657684 m, 57124 m/sec, 23435767 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/249 14/32 Echo-PT-d02r11-CTLFireability-10 2993065 m, 67076 m/sec, 26396706 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 50/249 15/32 Echo-PT-d02r11-CTLFireability-10 3320312 m, 65449 m/sec, 29412408 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 55/249 17/32 Echo-PT-d02r11-CTLFireability-10 3642397 m, 64417 m/sec, 32523897 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 60/249 18/32 Echo-PT-d02r11-CTLFireability-10 3938145 m, 59149 m/sec, 35478792 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 65/249 20/32 Echo-PT-d02r11-CTLFireability-10 4281505 m, 68672 m/sec, 38451027 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 70/249 21/32 Echo-PT-d02r11-CTLFireability-10 4600933 m, 63885 m/sec, 41470935 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 75/249 23/32 Echo-PT-d02r11-CTLFireability-10 4911299 m, 62073 m/sec, 44575392 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 80/249 24/32 Echo-PT-d02r11-CTLFireability-10 5242106 m, 66161 m/sec, 47654683 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 85/249 26/32 Echo-PT-d02r11-CTLFireability-10 5574593 m, 66497 m/sec, 50642682 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 90/249 27/32 Echo-PT-d02r11-CTLFireability-10 5895920 m, 64265 m/sec, 53740766 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 95/249 28/32 Echo-PT-d02r11-CTLFireability-10 6196370 m, 60090 m/sec, 56834505 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 100/249 30/32 Echo-PT-d02r11-CTLFireability-10 6554949 m, 71715 m/sec, 59948237 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 105/249 32/32 Echo-PT-d02r11-CTLFireability-10 6890855 m, 67181 m/sec, 63059659 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for Echo-PT-d02r11-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 Echo-PT-d02r11-CTLFireability-06
lola: time limit : 259 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Echo-PT-d02r11-CTLFireability-06
lola: result : false
lola: markings : 244
lola: fired transitions : 246
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Echo-PT-d02r11-CTLFireability-04
lola: time limit : 281 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Echo-PT-d02r11-CTLFireability-04
lola: result : false
lola: markings : 244
lola: fired transitions : 974
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Echo-PT-d02r11-CTLFireability-03
lola: time limit : 307 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/307 2/32 Echo-PT-d02r11-CTLFireability-03 396095 m, 79219 m/sec, 2961601 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/307 4/32 Echo-PT-d02r11-CTLFireability-03 759997 m, 72780 m/sec, 5940069 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/307 5/32 Echo-PT-d02r11-CTLFireability-03 1103686 m, 68737 m/sec, 8917247 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/307 7/32 Echo-PT-d02r11-CTLFireability-03 1429842 m, 65231 m/sec, 11895950 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/307 8/32 Echo-PT-d02r11-CTLFireability-03 1764157 m, 66863 m/sec, 14854375 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/307 10/32 Echo-PT-d02r11-CTLFireability-03 2091802 m, 65529 m/sec, 17820569 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/307 11/32 Echo-PT-d02r11-CTLFireability-03 2399739 m, 61587 m/sec, 20780544 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/307 13/32 Echo-PT-d02r11-CTLFireability-03 2686803 m, 57412 m/sec, 23741280 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/307 14/32 Echo-PT-d02r11-CTLFireability-03 3026553 m, 67950 m/sec, 26700068 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/307 16/32 Echo-PT-d02r11-CTLFireability-03 3346872 m, 64063 m/sec, 29673493 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/307 17/32 Echo-PT-d02r11-CTLFireability-03 3653273 m, 61280 m/sec, 32630587 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/307 18/32 Echo-PT-d02r11-CTLFireability-03 3950841 m, 59513 m/sec, 35584268 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/307 20/32 Echo-PT-d02r11-CTLFireability-03 4291874 m, 68206 m/sec, 38545835 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/307 21/32 Echo-PT-d02r11-CTLFireability-03 4605827 m, 62790 m/sec, 41516890 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/307 23/32 Echo-PT-d02r11-CTLFireability-03 4902539 m, 59342 m/sec, 44472901 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/307 24/32 Echo-PT-d02r11-CTLFireability-03 5217758 m, 63043 m/sec, 47438855 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/307 25/32 Echo-PT-d02r11-CTLFireability-03 5551062 m, 66660 m/sec, 50410776 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/307 27/32 Echo-PT-d02r11-CTLFireability-03 5861963 m, 62180 m/sec, 53423751 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/307 28/32 Echo-PT-d02r11-CTLFireability-03 6153786 m, 58364 m/sec, 56386030 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/307 30/32 Echo-PT-d02r11-CTLFireability-03 6487447 m, 66732 m/sec, 59344027 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 105/307 31/32 Echo-PT-d02r11-CTLFireability-03 6810593 m, 64629 m/sec, 62316794 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for Echo-PT-d02r11-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 Echo-PT-d02r11-CTLFireability-02
lola: time limit : 326 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/326 2/32 Echo-PT-d02r11-CTLFireability-02 422287 m, 84457 m/sec, 3172437 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/326 4/32 Echo-PT-d02r11-CTLFireability-02 807356 m, 77013 m/sec, 6352106 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/326 6/32 Echo-PT-d02r11-CTLFireability-02 1167971 m, 72123 m/sec, 9479683 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/326 7/32 Echo-PT-d02r11-CTLFireability-02 1502898 m, 66985 m/sec, 12606722 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/326 9/32 Echo-PT-d02r11-CTLFireability-02 1862782 m, 71976 m/sec, 15724273 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/326 10/32 Echo-PT-d02r11-CTLFireability-02 2203282 m, 68100 m/sec, 18870497 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/326 12/32 Echo-PT-d02r11-CTLFireability-02 2523109 m, 63965 m/sec, 22002831 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/326 13/32 Echo-PT-d02r11-CTLFireability-02 2849885 m, 65355 m/sec, 25137318 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/326 15/32 Echo-PT-d02r11-CTLFireability-02 3205114 m, 71045 m/sec, 28290433 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/326 16/32 Echo-PT-d02r11-CTLFireability-02 3527721 m, 64521 m/sec, 31418101 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/326 18/32 Echo-PT-d02r11-CTLFireability-02 3833611 m, 61178 m/sec, 34529967 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/326 19/32 Echo-PT-d02r11-CTLFireability-02 4187968 m, 70871 m/sec, 37657385 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/326 21/32 Echo-PT-d02r11-CTLFireability-02 4529276 m, 68261 m/sec, 40806615 t fired, .
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/326 22/32 Echo-PT-d02r11-CTLFireability-02 4851072 m, 64359 m/sec, 43944635 t fired, .
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/326 24/32 Echo-PT-d02r11-CTLFireability-02 5176981 m, 65181 m/sec, 47078140 t fired, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/326 25/32 Echo-PT-d02r11-CTLFireability-02 5532282 m, 71060 m/sec, 50225908 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/326 27/32 Echo-PT-d02r11-CTLFireability-02 5857187 m, 64981 m/sec, 53366411 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/326 28/32 Echo-PT-d02r11-CTLFireability-02 6165557 m, 61674 m/sec, 56511435 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/326 30/32 Echo-PT-d02r11-CTLFireability-02 6521258 m, 71140 m/sec, 59656217 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/326 31/32 Echo-PT-d02r11-CTLFireability-02 6862838 m, 68316 m/sec, 62805810 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for Echo-PT-d02r11-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 Echo-PT-d02r11-CTLFireability-01
lola: time limit : 351 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/351 2/32 Echo-PT-d02r11-CTLFireability-01 416917 m, 83383 m/sec, 3133597 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/351 4/32 Echo-PT-d02r11-CTLFireability-01 795841 m, 75784 m/sec, 6253827 t fired, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/351 6/32 Echo-PT-d02r11-CTLFireability-01 1155080 m, 71847 m/sec, 9368557 t fired, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/351 7/32 Echo-PT-d02r11-CTLFireability-01 1490882 m, 67160 m/sec, 12490250 t fired, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/351 9/32 Echo-PT-d02r11-CTLFireability-01 1846109 m, 71045 m/sec, 15580470 t fired, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/351 10/32 Echo-PT-d02r11-CTLFireability-01 2184872 m, 67752 m/sec, 18714977 t fired, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/351 12/32 Echo-PT-d02r11-CTLFireability-01 2505843 m, 64194 m/sec, 21835554 t fired, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/351 13/32 Echo-PT-d02r11-CTLFireability-01 2823626 m, 63556 m/sec, 24913789 t fired, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/351 15/32 Echo-PT-d02r11-CTLFireability-01 3159688 m, 67212 m/sec, 27866382 t fired, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/351 16/32 Echo-PT-d02r11-CTLFireability-01 3469256 m, 61913 m/sec, 30819143 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/351 17/32 Echo-PT-d02r11-CTLFireability-01 3763095 m, 58767 m/sec, 33768650 t fired, .
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/351 19/32 Echo-PT-d02r11-CTLFireability-01 4081861 m, 63753 m/sec, 36711753 t fired, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/351 20/32 Echo-PT-d02r11-CTLFireability-01 4409946 m, 65617 m/sec, 39662869 t fired, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/351 22/32 Echo-PT-d02r11-CTLFireability-01 4714873 m, 60985 m/sec, 42598941 t fired, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/351 23/32 Echo-PT-d02r11-CTLFireability-01 5001093 m, 57244 m/sec, 45536578 t fired, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/351 25/32 Echo-PT-d02r11-CTLFireability-01 5335927 m, 66966 m/sec, 48476481 t fired, .
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 86/351 26/32 Echo-PT-d02r11-CTLFireability-01 5655442 m, 63903 m/sec, 51427268 t fired, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 91/351 27/32 Echo-PT-d02r11-CTLFireability-01 5958617 m, 60635 m/sec, 54358359 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 96/351 29/32 Echo-PT-d02r11-CTLFireability-01 6249391 m, 58154 m/sec, 57294803 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 101/351 30/32 Echo-PT-d02r11-CTLFireability-01 6589217 m, 67965 m/sec, 60236151 t fired, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 106/351 32/32 Echo-PT-d02r11-CTLFireability-01 6904086 m, 62973 m/sec, 63183490 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for Echo-PT-d02r11-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 3 0 0 4 0 1 0
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 39 Echo-PT-d02r11-CTLFireability-13
lola: time limit : 381 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for Echo-PT-d02r11-CTLFireability-13
lola: result : true
lola: markings : 242
lola: fired transitions : 494
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 Echo-PT-d02r11-CTLFireability-08
lola: time limit : 508 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Echo-PT-d02r11-CTLFireability-08
lola: result : false
lola: markings : 244
lola: fired transitions : 726
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Echo-PT-d02r11-CTLFireability-12
lola: time limit : 610 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/610 2/32 Echo-PT-d02r11-CTLFireability-12 357188 m, 71437 m/sec, 3024372 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/610 4/32 Echo-PT-d02r11-CTLFireability-12 694208 m, 67404 m/sec, 6057792 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/610 5/32 Echo-PT-d02r11-CTLFireability-12 1010814 m, 63321 m/sec, 9082193 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/610 6/32 Echo-PT-d02r11-CTLFireability-12 1315887 m, 61014 m/sec, 12110624 t fired, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/610 8/32 Echo-PT-d02r11-CTLFireability-12 1609250 m, 58672 m/sec, 15125868 t fired, .
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/610 9/32 Echo-PT-d02r11-CTLFireability-12 1918406 m, 61831 m/sec, 18128565 t fired, .
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/610 10/32 Echo-PT-d02r11-CTLFireability-12 2209066 m, 58132 m/sec, 21132210 t fired, .
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/610 12/32 Echo-PT-d02r11-CTLFireability-12 2486798 m, 55546 m/sec, 24120465 t fired, .
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/610 13/32 Echo-PT-d02r11-CTLFireability-12 2760776 m, 54795 m/sec, 27154419 t fired, .
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/610 14/32 Echo-PT-d02r11-CTLFireability-12 3071739 m, 62192 m/sec, 30155370 t fired, .
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/610 16/32 Echo-PT-d02r11-CTLFireability-12 3362315 m, 58115 m/sec, 33167692 t fired, .
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/610 17/32 Echo-PT-d02r11-CTLFireability-12 3641658 m, 55868 m/sec, 36158390 t fired, .
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/610 18/32 Echo-PT-d02r11-CTLFireability-12 3908950 m, 53458 m/sec, 39151732 t fired, .
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/610 19/32 Echo-PT-d02r11-CTLFireability-12 4218956 m, 62001 m/sec, 42143906 t fired, .
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/610 21/32 Echo-PT-d02r11-CTLFireability-12 4512196 m, 58648 m/sec, 45166759 t fired, .
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/610 22/32 Echo-PT-d02r11-CTLFireability-12 4791873 m, 55935 m/sec, 48151342 t fired, .
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/610 23/32 Echo-PT-d02r11-CTLFireability-12 5054290 m, 52483 m/sec, 51139838 t fired, .
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/610 25/32 Echo-PT-d02r11-CTLFireability-12 5368322 m, 62806 m/sec, 54137128 t fired, .
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/610 26/32 Echo-PT-d02r11-CTLFireability-12 5661778 m, 58691 m/sec, 57146658 t fired, .
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/610 27/32 Echo-PT-d02r11-CTLFireability-12 5941235 m, 55891 m/sec, 60138991 t fired, .
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/610 28/32 Echo-PT-d02r11-CTLFireability-12 6205294 m, 52811 m/sec, 63133045 t fired, .
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/610 30/32 Echo-PT-d02r11-CTLFireability-12 6516637 m, 62268 m/sec, 66131582 t fired, .
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/610 31/32 Echo-PT-d02r11-CTLFireability-12 6811926 m, 59057 m/sec, 69140418 t fired, .
Time elapsed: 662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 120/610 32/32 Echo-PT-d02r11-CTLFireability-12 7092573 m, 56129 m/sec, 72132135 t fired, .
Time elapsed: 667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for Echo-PT-d02r11-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 Echo-PT-d02r11-CTLFireability-15
lola: time limit : 732 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 5/732 2/32 Echo-PT-d02r11-CTLFireability-15 327336 m, 65467 m/sec, 3087828 t fired, .
Time elapsed: 677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 10/732 3/32 Echo-PT-d02r11-CTLFireability-15 635525 m, 61637 m/sec, 6132139 t fired, .
Time elapsed: 682 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 15/732 5/32 Echo-PT-d02r11-CTLFireability-15 924324 m, 57759 m/sec, 9163569 t fired, .
Time elapsed: 687 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 20/732 6/32 Echo-PT-d02r11-CTLFireability-15 1201705 m, 55476 m/sec, 12177785 t fired, .
Time elapsed: 692 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 25/732 7/32 Echo-PT-d02r11-CTLFireability-15 1468410 m, 53341 m/sec, 15208556 t fired, .
Time elapsed: 697 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 30/732 8/32 Echo-PT-d02r11-CTLFireability-15 1748170 m, 55952 m/sec, 18207307 t fired, .
Time elapsed: 702 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 35/732 10/32 Echo-PT-d02r11-CTLFireability-15 2025790 m, 55524 m/sec, 21220818 t fired, .
Time elapsed: 707 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 40/732 11/32 Echo-PT-d02r11-CTLFireability-15 2285512 m, 51944 m/sec, 24219844 t fired, .
Time elapsed: 712 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 45/732 12/32 Echo-PT-d02r11-CTLFireability-15 2536791 m, 50255 m/sec, 27215448 t fired, .
Time elapsed: 717 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 50/732 13/32 Echo-PT-d02r11-CTLFireability-15 2789404 m, 50522 m/sec, 30208188 t fired, .
Time elapsed: 722 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 55/732 14/32 Echo-PT-d02r11-CTLFireability-15 3070862 m, 56291 m/sec, 33217786 t fired, .
Time elapsed: 727 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 60/732 16/32 Echo-PT-d02r11-CTLFireability-15 3336035 m, 53034 m/sec, 36231854 t fired, .
Time elapsed: 732 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 65/732 17/32 Echo-PT-d02r11-CTLFireability-15 3592464 m, 51285 m/sec, 39228513 t fired, .
Time elapsed: 737 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 70/732 18/32 Echo-PT-d02r11-CTLFireability-15 3835947 m, 48696 m/sec, 42226488 t fired, .
Time elapsed: 742 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 75/732 19/32 Echo-PT-d02r11-CTLFireability-15 4112724 m, 55355 m/sec, 45226438 t fired, .
Time elapsed: 747 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 80/732 20/32 Echo-PT-d02r11-CTLFireability-15 4389006 m, 55256 m/sec, 48233926 t fired, .
Time elapsed: 752 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 85/732 21/32 Echo-PT-d02r11-CTLFireability-15 4648247 m, 51848 m/sec, 51232837 t fired, .
Time elapsed: 757 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 90/732 23/32 Echo-PT-d02r11-CTLFireability-15 4898001 m, 49950 m/sec, 54221290 t fired, .
Time elapsed: 762 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 95/732 24/32 Echo-PT-d02r11-CTLFireability-15 5155806 m, 51561 m/sec, 57215744 t fired, .
Time elapsed: 767 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 100/732 25/32 Echo-PT-d02r11-CTLFireability-15 5442364 m, 57311 m/sec, 60285955 t fired, .
Time elapsed: 772 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 105/732 26/32 Echo-PT-d02r11-CTLFireability-15 5705808 m, 52688 m/sec, 63300968 t fired, .
Time elapsed: 777 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 110/732 27/32 Echo-PT-d02r11-CTLFireability-15 5954411 m, 49720 m/sec, 66224729 t fired, .
Time elapsed: 782 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 115/732 28/32 Echo-PT-d02r11-CTLFireability-15 6192665 m, 47650 m/sec, 69182923 t fired, .
Time elapsed: 787 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 120/732 30/32 Echo-PT-d02r11-CTLFireability-15 6468294 m, 55125 m/sec, 72120135 t fired, .
Time elapsed: 792 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 125/732 31/32 Echo-PT-d02r11-CTLFireability-15 6739159 m, 54173 m/sec, 75097163 t fired, .
Time elapsed: 797 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
58 CTL EXCL 130/732 32/32 Echo-PT-d02r11-CTLFireability-15 6994236 m, 51015 m/sec, 78050972 t fired, .
Time elapsed: 802 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 58 (type EXCL) for Echo-PT-d02r11-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 1 0 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 807 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 Echo-PT-d02r11-CTLFireability-05
lola: time limit : 931 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for Echo-PT-d02r11-CTLFireability-05
lola: result : true
lola: markings : 242
lola: fired transitions : 241
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 39 Echo-PT-d02r11-CTLFireability-13
lola: time limit : 1396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/1396 2/32 Echo-PT-d02r11-CTLFireability-13 362270 m, 72454 m/sec, 3065008 t fired, .
Time elapsed: 812 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/1396 4/32 Echo-PT-d02r11-CTLFireability-13 703521 m, 68250 m/sec, 6147589 t fired, .
Time elapsed: 817 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/1396 5/32 Echo-PT-d02r11-CTLFireability-13 1025427 m, 64381 m/sec, 9230202 t fired, .
Time elapsed: 822 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/1396 6/32 Echo-PT-d02r11-CTLFireability-13 1332072 m, 61329 m/sec, 12278408 t fired, .
Time elapsed: 827 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/1396 8/32 Echo-PT-d02r11-CTLFireability-13 1626432 m, 58872 m/sec, 15291862 t fired, .
Time elapsed: 832 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/1396 9/32 Echo-PT-d02r11-CTLFireability-13 1943090 m, 63331 m/sec, 18354224 t fired, .
Time elapsed: 837 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/1396 11/32 Echo-PT-d02r11-CTLFireability-13 2229612 m, 57304 m/sec, 21343903 t fired, .
Time elapsed: 842 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 40/1396 12/32 Echo-PT-d02r11-CTLFireability-13 2506757 m, 55429 m/sec, 24350822 t fired, .
Time elapsed: 847 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 45/1396 13/32 Echo-PT-d02r11-CTLFireability-13 2782558 m, 55160 m/sec, 27355420 t fired, .
Time elapsed: 852 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 50/1396 14/32 Echo-PT-d02r11-CTLFireability-13 3093893 m, 62267 m/sec, 30367562 t fired, .
Time elapsed: 857 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 55/1396 16/32 Echo-PT-d02r11-CTLFireability-13 3386308 m, 58483 m/sec, 33409758 t fired, .
Time elapsed: 862 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 60/1396 17/32 Echo-PT-d02r11-CTLFireability-13 3665724 m, 55883 m/sec, 36431525 t fired, .
Time elapsed: 867 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 65/1396 18/32 Echo-PT-d02r11-CTLFireability-13 3941734 m, 55202 m/sec, 39448966 t fired, .
Time elapsed: 872 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 70/1396 20/32 Echo-PT-d02r11-CTLFireability-13 4246276 m, 60908 m/sec, 42400693 t fired, .
Time elapsed: 877 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 75/1396 21/32 Echo-PT-d02r11-CTLFireability-13 4536741 m, 58093 m/sec, 45406569 t fired, .
Time elapsed: 882 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 80/1396 22/32 Echo-PT-d02r11-CTLFireability-13 4820385 m, 56728 m/sec, 48453913 t fired, .
Time elapsed: 887 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 85/1396 23/32 Echo-PT-d02r11-CTLFireability-13 5096134 m, 55149 m/sec, 51504954 t fired, .
Time elapsed: 892 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 90/1396 25/32 Echo-PT-d02r11-CTLFireability-13 5412435 m, 63260 m/sec, 54560969 t fired, .
Time elapsed: 897 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 95/1396 26/32 Echo-PT-d02r11-CTLFireability-13 5702245 m, 57962 m/sec, 57562085 t fired, .
Time elapsed: 902 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 100/1396 27/32 Echo-PT-d02r11-CTLFireability-13 5980349 m, 55620 m/sec, 60546207 t fired, .
Time elapsed: 907 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 105/1396 29/32 Echo-PT-d02r11-CTLFireability-13 6247605 m, 53451 m/sec, 63529257 t fired, .
Time elapsed: 912 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 110/1396 30/32 Echo-PT-d02r11-CTLFireability-13 6556250 m, 61729 m/sec, 66517424 t fired, .
Time elapsed: 917 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 1 0 5 0 1 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 115/1396 31/32 Echo-PT-d02r11-CTLFireability-13 6847533 m, 58256 m/sec, 69521501 t fired, .
Time elapsed: 922 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for Echo-PT-d02r11-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 927 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 Echo-PT-d02r11-CTLFireability-09
lola: time limit : 2673 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for Echo-PT-d02r11-CTLFireability-09
lola: result : false
lola: markings : 550
lola: fired transitions : 550
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2443 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2448 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2453 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2458 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2463 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2468 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2473 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2478 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2483 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2488 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2493 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2498 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2503 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2508 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2513 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2518 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2523 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2528 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2533 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2538 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2543 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2548 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2553 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2558 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2563 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2568 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2573 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2578 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2583 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2588 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2593 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2598 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2603 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2608 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2613 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2618 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2623 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2628 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2633 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2638 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2643 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2648 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2653 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2658 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2663 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2668 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2673 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2678 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2683 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2688 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2693 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2698 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2703 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2708 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2713 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2718 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2723 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2728 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2733 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2738 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2743 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2748 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2753 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2758 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2763 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2768 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2773 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2778 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2783 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2788 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2793 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2798 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2803 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2808 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2813 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2818 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2823 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2828 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2833 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2838 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2843 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2848 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2853 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2858 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2863 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2868 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2873 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2878 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2883 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2888 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2893 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2898 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2903 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2908 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2913 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2918 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2923 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2928 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2933 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2938 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2943 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2948 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2953 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2958 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2963 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2968 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2973 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2978 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2983 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2988 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2993 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2998 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3003 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3008 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3013 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3018 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3023 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3028 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3033 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3038 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3043 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3048 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3053 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3058 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3063 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3068 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3073 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3078 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3083 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3088 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3093 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3098 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3103 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3108 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3113 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3118 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3123 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3128 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3133 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3138 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3143 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3148 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3153 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3158 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3163 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3168 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3173 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3178 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3183 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3188 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3193 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3198 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3203 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3208 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3213 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3218 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3223 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3228 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3233 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3238 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-09: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-11: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r11-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Echo-PT-d02r11-CTLFireability-13: CONJ 0 0 0 0 5 0 2 1
Echo-PT-d02r11-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3243 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r11-CTLFireability-04: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-05: CTL true CTL model checker
Echo-PT-d02r11-CTLFireability-06: CTL false CTL model checker
Echo-PT-d02r11-CTLFireability-07: INITIAL true preprocessing
Echo-PT-d02r11-CTLFireability-08: CTL false CTL model checker
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d02r11"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Echo-PT-d02r11, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851200058"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d02r11.tgz
mv Echo-PT-d02r11 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;