fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r166-tall-167838851100042
Last Updated
May 14, 2023

About the Execution of LoLA for ERK-PT-100000

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
4899.684 115351.00 103212.00 450.80 ?F?T?????FTTFFTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851100042.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is ERK-PT-100000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851100042
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 404K
-rw-r--r-- 1 mcc users 5.1K Feb 26 16:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 44K Feb 26 16:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 16:45 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 16:45 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.7K Feb 26 16:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 16:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 26 16:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Feb 26 16:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.7K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ERK-PT-100000-CTLFireability-00
FORMULA_NAME ERK-PT-100000-CTLFireability-01
FORMULA_NAME ERK-PT-100000-CTLFireability-02
FORMULA_NAME ERK-PT-100000-CTLFireability-03
FORMULA_NAME ERK-PT-100000-CTLFireability-04
FORMULA_NAME ERK-PT-100000-CTLFireability-05
FORMULA_NAME ERK-PT-100000-CTLFireability-06
FORMULA_NAME ERK-PT-100000-CTLFireability-07
FORMULA_NAME ERK-PT-100000-CTLFireability-08
FORMULA_NAME ERK-PT-100000-CTLFireability-09
FORMULA_NAME ERK-PT-100000-CTLFireability-10
FORMULA_NAME ERK-PT-100000-CTLFireability-11
FORMULA_NAME ERK-PT-100000-CTLFireability-12
FORMULA_NAME ERK-PT-100000-CTLFireability-13
FORMULA_NAME ERK-PT-100000-CTLFireability-14
FORMULA_NAME ERK-PT-100000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678406632060

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ERK-PT-100000
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT ERK-PT-100000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA ERK-PT-100000-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-100000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-100000-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-100000-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-100000-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-100000-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-100000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-100000-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ERK-PT-100000-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678406747411

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 10 (type EXCL) for 9 ERK-PT-100000-CTLFireability-03
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 10 (type EXCL) for ERK-PT-100000-CTLFireability-03
lola: result : true
lola: markings : 600016
lola: fired transitions : 1800051
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 69 (type EXCL) for 40 ERK-PT-100000-CTLFireability-12
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for ERK-PT-100000-CTLFireability-12
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type EXCL) for 65 ERK-PT-100000-CTLFireability-15
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for ERK-PT-100000-CTLFireability-15
lola: result : true
lola: markings : 200002
lola: fired transitions : 800005
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 51 ERK-PT-100000-CTLFireability-13
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for ERK-PT-100000-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 51 ERK-PT-100000-CTLFireability-13
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for ERK-PT-100000-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 51 ERK-PT-100000-CTLFireability-13
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for ERK-PT-100000-CTLFireability-13
lola: result : false
lola: markings : 700001
lola: fired transitions : 700006
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 49 (type EXCL) for 40 ERK-PT-100000-CTLFireability-12
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for ERK-PT-100000-CTLFireability-12
lola: result : false
lola: markings : 200002
lola: fired transitions : 200002
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 ERK-PT-100000-CTLFireability-10
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for ERK-PT-100000-CTLFireability-10
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 18 ERK-PT-100000-CTLFireability-06
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 3/299 7/32 ERK-PT-100000-CTLFireability-06 1686437 m, 337287 m/sec, 3912032 t fired, .

Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 8/299 19/32 ERK-PT-100000-CTLFireability-06 4547558 m, 572224 m/sec, 11061731 t fired, .

Time elapsed: 10 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-06: DISJ 0 1 1 0 2 0 0 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 13/299 30/32 ERK-PT-100000-CTLFireability-06 7336527 m, 557793 m/sec, 18033082 t fired, .

Time elapsed: 15 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for ERK-PT-100000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-06: DISJ 0 1 0 0 2 0 1 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 21 (type EXCL) for 18 ERK-PT-100000-CTLFireability-06
lola: time limit : 325 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/325 13/32 ERK-PT-100000-CTLFireability-06 3110252 m, 622050 m/sec, 7469755 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 1 0 2 0 1 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/325 24/32 ERK-PT-100000-CTLFireability-06 5858134 m, 549576 m/sec, 14337766 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for ERK-PT-100000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 ERK-PT-100000-CTLFireability-05
lola: time limit : 356 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/356 13/32 ERK-PT-100000-CTLFireability-05 2994263 m, 598852 m/sec, 7547405 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/356 22/32 ERK-PT-100000-CTLFireability-05 5304036 m, 461954 m/sec, 13909095 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for ERK-PT-100000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 ERK-PT-100000-CTLFireability-04
lola: time limit : 394 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/394 20/32 ERK-PT-100000-CTLFireability-04 4499913 m, 899982 m/sec, 8224724 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for ERK-PT-100000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 ERK-PT-100000-CTLFireability-02
lola: time limit : 442 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/442 15/32 ERK-PT-100000-CTLFireability-02 3714723 m, 742944 m/sec, 8980700 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/442 29/32 ERK-PT-100000-CTLFireability-02 7209407 m, 698936 m/sec, 17715502 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for ERK-PT-100000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 ERK-PT-100000-CTLFireability-01
lola: time limit : 503 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ERK-PT-100000-CTLFireability-01
lola: result : false
lola: markings : 400002
lola: fired transitions : 400005
lola: time used : 0.000000
lola: memory pages used : 2
lola: LAUNCH task # 68 (type EXCL) for 0 ERK-PT-100000-CTLFireability-00
lola: time limit : 587 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-01: CTL false CTL model checker
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 0 1 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 AGEF EXCL 5/587 14/32 ERK-PT-100000-CTLFireability-00 3586126 m, 717225 m/sec, 9458740 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-01: CTL false CTL model checker
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 0 1 0 1 0 0 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 AGEF EXCL 10/587 26/32 ERK-PT-100000-CTLFireability-00 6915198 m, 665814 m/sec, 18518438 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 68 (type EXCL) for ERK-PT-100000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-01: CTL false CTL model checker
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 ERK-PT-100000-CTLFireability-11
lola: time limit : 702 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for ERK-PT-100000-CTLFireability-11
lola: result : true
lola: markings : 200006
lola: fired transitions : 600017
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 ERK-PT-100000-CTLFireability-09
lola: time limit : 877 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for ERK-PT-100000-CTLFireability-09
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 ERK-PT-100000-CTLFireability-07
lola: time limit : 1170 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-01: CTL false CTL model checker
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-09: EG false state space / EG
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-11: EGEF true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/1170 8/32 ERK-PT-100000-CTLFireability-07 1704673 m, 340934 m/sec, 7616354 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-01: CTL false CTL model checker
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-09: EG false state space / EG
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-11: EGEF true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/1170 15/32 ERK-PT-100000-CTLFireability-07 3626507 m, 384366 m/sec, 14905750 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-01: CTL false CTL model checker
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-09: EG false state space / EG
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-11: EGEF true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/1170 26/32 ERK-PT-100000-CTLFireability-07 6107137 m, 496126 m/sec, 23221581 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for ERK-PT-100000-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-01: CTL false CTL model checker
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-09: EG false state space / EG
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-11: EGEF true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-100000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 63 (type EXCL) for 62 ERK-PT-100000-CTLFireability-14
lola: time limit : 1745 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for ERK-PT-100000-CTLFireability-14
lola: result : true
lola: markings : 300010
lola: fired transitions : 600015
lola: time used : 0.000000
lola: memory pages used : 2
lola: LAUNCH task # 29 (type EXCL) for 28 ERK-PT-100000-CTLFireability-08
lola: time limit : 3490 sec
lola: memory limit: 32 pages
lola: CANCELED task # 29 (type EXCL) for ERK-PT-100000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-01: CTL false CTL model checker
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-09: EG false state space / EG
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-11: EGEF true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-14: CTL true CTL model checker
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-100000-CTLFireability-00: EFAG 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-06: DISJ 0 0 0 0 2 0 2 0
ERK-PT-100000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ERK-PT-100000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-100000-CTLFireability-00: EFAG unknown AGGR
ERK-PT-100000-CTLFireability-01: CTL false CTL model checker
ERK-PT-100000-CTLFireability-02: CTL unknown AGGR
ERK-PT-100000-CTLFireability-03: CTL true CTL model checker
ERK-PT-100000-CTLFireability-04: CTL unknown AGGR
ERK-PT-100000-CTLFireability-05: CTL unknown AGGR
ERK-PT-100000-CTLFireability-06: DISJ unknown DISJ
ERK-PT-100000-CTLFireability-07: CTL unknown AGGR
ERK-PT-100000-CTLFireability-08: CTL unknown AGGR
ERK-PT-100000-CTLFireability-09: EG false state space / EG
ERK-PT-100000-CTLFireability-10: CTL true CTL model checker
ERK-PT-100000-CTLFireability-11: EGEF true CTL model checker
ERK-PT-100000-CTLFireability-12: CONJ false CONJ
ERK-PT-100000-CTLFireability-13: DISJ false DISJ
ERK-PT-100000-CTLFireability-14: CTL true CTL model checker
ERK-PT-100000-CTLFireability-15: CTL true CTL model checker


Time elapsed: 115 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ERK-PT-100000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is ERK-PT-100000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851100042"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ERK-PT-100000.tgz
mv ERK-PT-100000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;