About the Execution of LoLa+red for Diffusion2D-PT-D05N300
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 10290.216 | 242980.00 | 232124.00 | 1293.50 | ???F?T??TFTTFTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r135-smll-167819413500098.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Diffusion2D-PT-D05N300, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-smll-167819413500098
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 7.8K Feb 26 04:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K Feb 26 04:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 04:23 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 26 04:23 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 15:57 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 15:57 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 04:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Feb 26 04:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 04:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 78K Feb 26 04:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:57 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:57 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 55K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-00
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-01
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-02
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-03
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-04
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-05
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-06
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-07
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-08
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-09
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-10
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-11
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-12
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-13
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-14
FORMULA_NAME Diffusion2D-PT-D05N300-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678280447907
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Diffusion2D-PT-D05N300
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 13:00:50] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 13:00:51] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 13:00:51] [INFO ] Load time of PNML (sax parser for PT used): 199 ms
[2023-03-08 13:00:51] [INFO ] Transformed 25 places.
[2023-03-08 13:00:51] [INFO ] Transformed 144 transitions.
[2023-03-08 13:00:51] [INFO ] Parsed PT model containing 25 places and 144 transitions and 288 arcs in 306 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 20 ms.
Initial state reduction rules removed 2 formulas.
FORMULA Diffusion2D-PT-D05N300-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Diffusion2D-PT-D05N300-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 24 out of 25 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Applied a total of 0 rules in 23 ms. Remains 25 /25 variables (removed 0) and now considering 144/144 (removed 0) transitions.
// Phase 1: matrix 144 rows 25 cols
[2023-03-08 13:00:51] [INFO ] Computed 1 place invariants in 12 ms
[2023-03-08 13:00:51] [INFO ] Implicit Places using invariants in 244 ms returned []
[2023-03-08 13:00:51] [INFO ] Invariant cache hit.
[2023-03-08 13:00:51] [INFO ] Implicit Places using invariants and state equation in 111 ms returned []
Implicit Place search using SMT with State Equation took 415 ms to find 0 implicit places.
[2023-03-08 13:00:51] [INFO ] Invariant cache hit.
[2023-03-08 13:00:52] [INFO ] Dead Transitions using invariants and state equation in 199 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 644 ms. Remains : 25/25 places, 144/144 transitions.
Support contains 24 out of 25 places after structural reductions.
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 62 ms
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 21 ms
[2023-03-08 13:00:52] [INFO ] Input system was already deterministic with 144 transitions.
Incomplete random walk after 10239 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=189 ) properties (out of 35) seen :21
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 14) seen :13
Finished Best-First random walk after 804 steps, including 0 resets, run visited all 1 properties in 4 ms. (steps per millisecond=201 )
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 13 ms
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 15 ms
[2023-03-08 13:00:52] [INFO ] Input system was already deterministic with 144 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Applied a total of 0 rules in 3 ms. Remains 25 /25 variables (removed 0) and now considering 144/144 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 25/25 places, 144/144 transitions.
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 11 ms
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 11 ms
[2023-03-08 13:00:52] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Applied a total of 0 rules in 3 ms. Remains 25 /25 variables (removed 0) and now considering 144/144 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 25/25 places, 144/144 transitions.
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 11 ms
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 30 ms
[2023-03-08 13:00:52] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Graph (trivial) has 60 edges and 25 vertex of which 17 / 25 are part of one of the 1 SCC in 7 ms
Free SCC test removed 16 places
Ensure Unique test removed 105 transitions
Reduce isomorphic transitions removed 105 transitions.
Applied a total of 1 rules in 20 ms. Remains 9 /25 variables (removed 16) and now considering 39/144 (removed 105) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 9/25 places, 39/144 transitions.
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 3 ms
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 3 ms
[2023-03-08 13:00:52] [INFO ] Input system was already deterministic with 39 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Applied a total of 0 rules in 2 ms. Remains 25 /25 variables (removed 0) and now considering 144/144 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 25/25 places, 144/144 transitions.
[2023-03-08 13:00:52] [INFO ] Flatten gal took : 10 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 11 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Applied a total of 0 rules in 2 ms. Remains 25 /25 variables (removed 0) and now considering 144/144 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 25/25 places, 144/144 transitions.
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 10 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Graph (trivial) has 134 edges and 25 vertex of which 24 / 25 are part of one of the 1 SCC in 1 ms
Free SCC test removed 23 places
Ensure Unique test removed 141 transitions
Reduce isomorphic transitions removed 141 transitions.
Applied a total of 1 rules in 3 ms. Remains 2 /25 variables (removed 23) and now considering 3/144 (removed 141) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 2/25 places, 3/144 transitions.
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 1 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 1 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 3 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Graph (trivial) has 102 edges and 25 vertex of which 20 / 25 are part of one of the 1 SCC in 2 ms
Free SCC test removed 19 places
Ensure Unique test removed 127 transitions
Reduce isomorphic transitions removed 127 transitions.
Applied a total of 1 rules in 4 ms. Remains 6 /25 variables (removed 19) and now considering 17/144 (removed 127) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 6/25 places, 17/144 transitions.
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 1 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 1 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 17 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Graph (trivial) has 22 edges and 25 vertex of which 11 / 25 are part of one of the 3 SCC in 0 ms
Free SCC test removed 8 places
Ensure Unique test removed 49 transitions
Reduce isomorphic transitions removed 49 transitions.
Applied a total of 1 rules in 5 ms. Remains 17 /25 variables (removed 8) and now considering 95/144 (removed 49) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 17/25 places, 95/144 transitions.
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 6 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 6 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 95 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Applied a total of 0 rules in 1 ms. Remains 25 /25 variables (removed 0) and now considering 144/144 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 25/25 places, 144/144 transitions.
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Applied a total of 0 rules in 1 ms. Remains 25 /25 variables (removed 0) and now considering 144/144 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 25/25 places, 144/144 transitions.
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Applied a total of 0 rules in 1 ms. Remains 25 /25 variables (removed 0) and now considering 144/144 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 25/25 places, 144/144 transitions.
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Applied a total of 0 rules in 1 ms. Remains 25 /25 variables (removed 0) and now considering 144/144 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 25/25 places, 144/144 transitions.
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 9 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Applied a total of 0 rules in 2 ms. Remains 25 /25 variables (removed 0) and now considering 144/144 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 25/25 places, 144/144 transitions.
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 8 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 8 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 144/144 transitions.
Graph (trivial) has 128 edges and 25 vertex of which 24 / 25 are part of one of the 1 SCC in 0 ms
Free SCC test removed 23 places
Ensure Unique test removed 141 transitions
Reduce isomorphic transitions removed 141 transitions.
Applied a total of 1 rules in 2 ms. Remains 2 /25 variables (removed 23) and now considering 3/144 (removed 141) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 2/25 places, 3/144 transitions.
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 1 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 0 ms
[2023-03-08 13:00:53] [INFO ] Input system was already deterministic with 3 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
FORMULA Diffusion2D-PT-D05N300-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 6 ms
[2023-03-08 13:00:53] [INFO ] Flatten gal took : 6 ms
[2023-03-08 13:00:53] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 13:00:53] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 25 places, 144 transitions and 288 arcs took 1 ms.
Total runtime 2427 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Diffusion2D-PT-D05N300
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA Diffusion2D-PT-D05N300-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D05N300-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D05N300-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D05N300-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D05N300-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D05N300-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D05N300-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678280690887
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 1 (type EXCL) for 0 Diffusion2D-PT-D05N300-CTLFireability-00
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 44 (type FNDP) for 9 Diffusion2D-PT-D05N300-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 45 (type EQUN) for 9 Diffusion2D-PT-D05N300-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 47 (type SRCH) for 9 Diffusion2D-PT-D05N300-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 47 (type SRCH) for Diffusion2D-PT-D05N300-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 44 (type FNDP) for Diffusion2D-PT-D05N300-CTLFireability-03
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 45 (type EQUN) for Diffusion2D-PT-D05N300-CTLFireability-03 (obsolete)
lola: FINISHED task # 45 (type EQUN) for Diffusion2D-PT-D05N300-CTLFireability-03
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/276 5/32 Diffusion2D-PT-D05N300-CTLFireability-00 1115039 m, 223007 m/sec, 4718197 t fired, .
Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/276 10/32 Diffusion2D-PT-D05N300-CTLFireability-00 2200133 m, 217018 m/sec, 9371302 t fired, .
Time elapsed: 10 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/276 14/32 Diffusion2D-PT-D05N300-CTLFireability-00 3293396 m, 218652 m/sec, 14053380 t fired, .
Time elapsed: 15 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/276 19/32 Diffusion2D-PT-D05N300-CTLFireability-00 4355195 m, 212359 m/sec, 18632635 t fired, .
Time elapsed: 20 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/276 23/32 Diffusion2D-PT-D05N300-CTLFireability-00 5319652 m, 192891 m/sec, 22790859 t fired, .
Time elapsed: 25 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/276 27/32 Diffusion2D-PT-D05N300-CTLFireability-00 6385044 m, 213078 m/sec, 27382562 t fired, .
Time elapsed: 30 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/276 31/32 Diffusion2D-PT-D05N300-CTLFireability-00 7425320 m, 208055 m/sec, 31871364 t fired, .
Time elapsed: 35 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 41 (type EXCL) for 40 Diffusion2D-PT-D05N300-CTLFireability-14
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-14
lola: result : false
lola: markings : 14371
lola: fired transitions : 35926
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 Diffusion2D-PT-D05N300-CTLFireability-13
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-13
lola: result : true
lola: markings : 133414
lola: fired transitions : 245996
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 Diffusion2D-PT-D05N300-CTLFireability-10
lola: time limit : 356 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-10
lola: result : true
lola: markings : 3617
lola: fired transitions : 16281
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 Diffusion2D-PT-D05N300-CTLFireability-09
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-09
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 Diffusion2D-PT-D05N300-CTLFireability-08
lola: time limit : 445 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-08
lola: result : true
lola: markings : 8
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 Diffusion2D-PT-D05N300-CTLFireability-04
lola: time limit : 508 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/508 5/32 Diffusion2D-PT-D05N300-CTLFireability-04 1002892 m, 200578 m/sec, 4747135 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/508 9/32 Diffusion2D-PT-D05N300-CTLFireability-04 1991760 m, 197773 m/sec, 9645806 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/508 13/32 Diffusion2D-PT-D05N300-CTLFireability-04 2972109 m, 196069 m/sec, 14496118 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/508 17/32 Diffusion2D-PT-D05N300-CTLFireability-04 3875173 m, 180612 m/sec, 18969247 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/508 21/32 Diffusion2D-PT-D05N300-CTLFireability-04 4827519 m, 190469 m/sec, 23741472 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/508 24/32 Diffusion2D-PT-D05N300-CTLFireability-04 5781147 m, 190725 m/sec, 28526822 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/508 28/32 Diffusion2D-PT-D05N300-CTLFireability-04 6714381 m, 186646 m/sec, 33240378 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/508 32/32 Diffusion2D-PT-D05N300-CTLFireability-04 7648235 m, 186770 m/sec, 37950785 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 17 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ 0 1 0 0 5 0 0 1
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 12 (type EXCL) for 9 Diffusion2D-PT-D05N300-CTLFireability-03
lola: time limit : 585 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-03
lola: result : false
lola: markings : 3632
lola: fired transitions : 9092
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Diffusion2D-PT-D05N300-CTLFireability-01
lola: time limit : 703 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/703 4/32 Diffusion2D-PT-D05N300-CTLFireability-01 944770 m, 188954 m/sec, 3980812 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/703 8/32 Diffusion2D-PT-D05N300-CTLFireability-01 1858620 m, 182770 m/sec, 7886527 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/703 12/32 Diffusion2D-PT-D05N300-CTLFireability-01 2791441 m, 186564 m/sec, 11851844 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/703 16/32 Diffusion2D-PT-D05N300-CTLFireability-01 3703263 m, 182364 m/sec, 15748109 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/703 20/32 Diffusion2D-PT-D05N300-CTLFireability-01 4599734 m, 179294 m/sec, 19593919 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/703 23/32 Diffusion2D-PT-D05N300-CTLFireability-01 5431116 m, 166276 m/sec, 23174126 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/703 27/32 Diffusion2D-PT-D05N300-CTLFireability-01 6278535 m, 169483 m/sec, 26800073 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/703 30/32 Diffusion2D-PT-D05N300-CTLFireability-01 7117649 m, 167822 m/sec, 30419719 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 4 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 20 (type EXCL) for 19 Diffusion2D-PT-D05N300-CTLFireability-05
lola: time limit : 867 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-05
lola: result : true
lola: markings : 2
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 Diffusion2D-PT-D05N300-CTLFireability-06
lola: time limit : 1156 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/1156 7/32 Diffusion2D-PT-D05N300-CTLFireability-06 1509101 m, 301820 m/sec, 6071540 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/1156 11/32 Diffusion2D-PT-D05N300-CTLFireability-06 2691834 m, 236546 m/sec, 11201521 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/1156 18/32 Diffusion2D-PT-D05N300-CTLFireability-06 4257466 m, 313126 m/sec, 15938383 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/1156 27/32 Diffusion2D-PT-D05N300-CTLFireability-06 6580949 m, 464696 m/sec, 20275922 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 23 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 26 (type EXCL) for 25 Diffusion2D-PT-D05N300-CTLFireability-07
lola: time limit : 1722 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/1722 4/32 Diffusion2D-PT-D05N300-CTLFireability-07 930262 m, 186052 m/sec, 5653651 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/1722 8/32 Diffusion2D-PT-D05N300-CTLFireability-07 1875300 m, 189007 m/sec, 11306502 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/1722 12/32 Diffusion2D-PT-D05N300-CTLFireability-07 2779297 m, 180799 m/sec, 16677226 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/1722 16/32 Diffusion2D-PT-D05N300-CTLFireability-07 3704395 m, 185019 m/sec, 22165931 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/1722 20/32 Diffusion2D-PT-D05N300-CTLFireability-07 4638680 m, 186857 m/sec, 27659246 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/1722 23/32 Diffusion2D-PT-D05N300-CTLFireability-07 5568470 m, 185958 m/sec, 33158261 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/1722 27/32 Diffusion2D-PT-D05N300-CTLFireability-07 6461753 m, 178656 m/sec, 38386196 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/1722 31/32 Diffusion2D-PT-D05N300-CTLFireability-07 7386245 m, 184898 m/sec, 43839869 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 26 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 7 (type EXCL) for 6 Diffusion2D-PT-D05N300-CTLFireability-02
lola: time limit : 3400 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/3400 6/32 Diffusion2D-PT-D05N300-CTLFireability-02 1345666 m, 269133 m/sec, 5664557 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/3400 11/32 Diffusion2D-PT-D05N300-CTLFireability-02 2588102 m, 248487 m/sec, 11804930 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/3400 15/32 Diffusion2D-PT-D05N300-CTLFireability-02 3610656 m, 204510 m/sec, 17747319 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/3400 21/32 Diffusion2D-PT-D05N300-CTLFireability-02 4933041 m, 264477 m/sec, 23401296 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/3400 25/32 Diffusion2D-PT-D05N300-CTLFireability-02 6124958 m, 238383 m/sec, 29350218 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/3400 30/32 Diffusion2D-PT-D05N300-CTLFireability-02 7195915 m, 214191 m/sec, 35297863 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 7 (type EXCL) for Diffusion2D-PT-D05N300-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Diffusion2D-PT-D05N300-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Diffusion2D-PT-D05N300-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Diffusion2D-PT-D05N300-CTLFireability-00: CTL unknown AGGR
Diffusion2D-PT-D05N300-CTLFireability-01: CTL unknown AGGR
Diffusion2D-PT-D05N300-CTLFireability-02: CTL unknown AGGR
Diffusion2D-PT-D05N300-CTLFireability-03: DISJ false DISJ
Diffusion2D-PT-D05N300-CTLFireability-04: CTL unknown AGGR
Diffusion2D-PT-D05N300-CTLFireability-05: AGEF true tscc_search
Diffusion2D-PT-D05N300-CTLFireability-06: CTL unknown AGGR
Diffusion2D-PT-D05N300-CTLFireability-07: CTL unknown AGGR
Diffusion2D-PT-D05N300-CTLFireability-08: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-09: CTL false CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-10: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-13: CTL true CTL model checker
Diffusion2D-PT-D05N300-CTLFireability-14: CTL false CTL model checker
Time elapsed: 235 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Diffusion2D-PT-D05N300"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Diffusion2D-PT-D05N300, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-smll-167819413500098"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Diffusion2D-PT-D05N300.tgz
mv Diffusion2D-PT-D05N300 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;