Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r134-smll-167819412900542.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DoubleLock-PT-p2s2, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r134-smll-167819412900542
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 6.3K Feb 25 14:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 25 14:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Feb 25 14:19 CTLFireability.txt
-rw-r--r-- 1 mcc users 41K Feb 25 14:19 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.0K Feb 25 14:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 67K Feb 25 14:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Feb 25 14:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 25 14:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 813K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-00
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-01
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-02
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-03
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-04
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-05
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-06
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-07
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-08
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-09
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-10
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-11
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-12
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-13
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-14
FORMULA_NAME DoubleLock-PT-p2s2-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678537033468

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DoubleLock-PT-p2s2
Not applying reductions.
Model is PT
ReachabilityCardinality PT
starting LoLA
BK_INPUT DoubleLock-PT-p2s2
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DoubleLock-PT-p2s2-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 13743188 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16167196 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 64 transitions removed,36 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 DoubleLock-PT-p2s2-ReachabilityCardinality-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for DoubleLock-PT-p2s2-ReachabilityCardinality-00
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 DoubleLock-PT-p2s2-ReachabilityCardinality-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for DoubleLock-PT-p2s2-ReachabilityCardinality-03
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 19 (type CNST) for 18 DoubleLock-PT-p2s2-ReachabilityCardinality-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 43 (type CNST) for 42 DoubleLock-PT-p2s2-ReachabilityCardinality-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 43 (type CNST) for DoubleLock-PT-p2s2-ReachabilityCardinality-14
lola: result : true
lola: FINISHED task # 19 (type CNST) for DoubleLock-PT-p2s2-ReachabilityCardinality-06
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 13 (type CNST) for 12 DoubleLock-PT-p2s2-ReachabilityCardinality-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 13 (type CNST) for DoubleLock-PT-p2s2-ReachabilityCardinality-04
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type EXCL) for 33 DoubleLock-PT-p2s2-ReachabilityCardinality-11
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 33 DoubleLock-PT-p2s2-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 33 DoubleLock-PT-p2s2-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SRCH) for 33 DoubleLock-PT-p2s2-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 48 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-11
lola: result : true
lola: fired transitions : 53
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 49 (type EQUN) for DoubleLock-PT-p2s2-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 51 (type SRCH) for DoubleLock-PT-p2s2-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 52 (type EXCL) for DoubleLock-PT-p2s2-ReachabilityCardinality-11 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-49.sara.
lola: LAUNCH task # 79 (type EXCL) for 3 DoubleLock-PT-p2s2-ReachabilityCardinality-01
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 61 (type FNDP) for 6 DoubleLock-PT-p2s2-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 6 DoubleLock-PT-p2s2-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 64 (type SRCH) for 6 DoubleLock-PT-p2s2-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 64 (type SRCH) for DoubleLock-PT-p2s2-ReachabilityCardinality-02
lola: result : true
lola: markings : 82
lola: fired transitions : 81
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 61 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 62 (type EQUN) for DoubleLock-PT-p2s2-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 88 (type FNDP) for 24 DoubleLock-PT-p2s2-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type EQUN) for 24 DoubleLock-PT-p2s2-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type SRCH) for 24 DoubleLock-PT-p2s2-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 61 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-02
lola: result : unknown
lola: fired transitions : 22
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-62.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-89.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 4/399 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 60380 m, 12076 m/sec, 60379 t fired, .
88 EF FNDP 4/299 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 28104 t fired, 339 attempts, .
89 EF STEQ 4/299 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 4/299 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 33714 m, 6742 m/sec, 40706 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 9/399 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 146437 m, 17211 m/sec, 146436 t fired, .
88 EF FNDP 9/295 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 60082 t fired, 820 attempts, .
89 EF STEQ 9/295 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 9/295 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 72826 m, 7822 m/sec, 89189 t fired, .

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 14/399 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 224679 m, 15648 m/sec, 224678 t fired, .
88 EF FNDP 14/290 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 91466 t fired, 1245 attempts, .
89 EF STEQ 14/290 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 14/290 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 111912 m, 7817 m/sec, 137053 t fired, .

Time elapsed: 15 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 19/399 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 305491 m, 16162 m/sec, 305490 t fired, .
88 EF FNDP 19/285 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 122320 t fired, 1693 attempts, .
89 EF STEQ 19/285 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 19/285 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 153136 m, 8244 m/sec, 188124 t fired, .

Time elapsed: 20 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 24/399 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 388852 m, 16672 m/sec, 388851 t fired, .
88 EF FNDP 24/280 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 152997 t fired, 2183 attempts, .
89 EF STEQ 24/280 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 24/280 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 191791 m, 7731 m/sec, 236010 t fired, .

Time elapsed: 25 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 29/399 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 470930 m, 16415 m/sec, 470929 t fired, .
88 EF FNDP 29/275 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 187165 t fired, 2704 attempts, .
89 EF STEQ 29/275 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 29/275 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 232748 m, 8191 m/sec, 286609 t fired, .

Time elapsed: 30 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 34/399 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 557252 m, 17264 m/sec, 557251 t fired, .
88 EF FNDP 34/270 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 217524 t fired, 3170 attempts, .
89 EF STEQ 34/270 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 34/270 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 270545 m, 7559 m/sec, 333367 t fired, .

Time elapsed: 35 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 39/399 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 640501 m, 16649 m/sec, 640500 t fired, .
88 EF FNDP 39/265 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 247476 t fired, 3651 attempts, .
89 EF STEQ 39/265 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 39/265 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 306747 m, 7240 m/sec, 378488 t fired, .

Time elapsed: 40 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 44/399 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 725826 m, 17065 m/sec, 725825 t fired, .
88 EF FNDP 44/260 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 278109 t fired, 4126 attempts, .
89 EF STEQ 44/260 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 44/260 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 345702 m, 7791 m/sec, 426832 t fired, .

Time elapsed: 45 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 49/399 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 809977 m, 16830 m/sec, 809976 t fired, .
88 EF FNDP 49/255 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 310721 t fired, 4633 attempts, .
89 EF STEQ 49/255 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 49/255 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 385408 m, 7941 m/sec, 476045 t fired, .

Time elapsed: 50 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 54/399 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 899960 m, 17996 m/sec, 899959 t fired, .
88 EF FNDP 54/250 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 341134 t fired, 5140 attempts, .
89 EF STEQ 54/250 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 54/250 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 426024 m, 8123 m/sec, 526510 t fired, .

Time elapsed: 55 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 59/399 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 980612 m, 16130 m/sec, 980611 t fired, .
88 EF FNDP 59/245 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 371766 t fired, 5647 attempts, .
89 EF STEQ 59/245 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 59/245 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 464590 m, 7713 m/sec, 574659 t fired, .

Time elapsed: 60 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 64/399 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1061377 m, 16153 m/sec, 1061376 t fired, .
88 EF FNDP 64/240 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 405278 t fired, 6177 attempts, .
89 EF STEQ 64/240 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 64/240 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 504172 m, 7916 m/sec, 623643 t fired, .

Time elapsed: 65 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 69/399 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1147406 m, 17205 m/sec, 1147405 t fired, .
88 EF FNDP 69/235 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 436901 t fired, 6682 attempts, .
89 EF STEQ 69/235 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 69/235 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 541680 m, 7501 m/sec, 670046 t fired, .

Time elapsed: 70 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 74/399 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1228682 m, 16255 m/sec, 1228681 t fired, .
88 EF FNDP 74/230 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 466446 t fired, 7146 attempts, .
89 EF STEQ 74/230 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 74/230 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 584326 m, 8529 m/sec, 723214 t fired, .

Time elapsed: 75 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 79/399 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1314366 m, 17136 m/sec, 1314365 t fired, .
88 EF FNDP 79/225 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 498134 t fired, 7654 attempts, .
89 EF STEQ 79/225 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 79/225 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 621924 m, 7519 m/sec, 770152 t fired, .

Time elapsed: 80 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 84/399 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1406671 m, 18461 m/sec, 1406670 t fired, .
88 EF FNDP 84/220 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 531069 t fired, 8194 attempts, .
89 EF STEQ 84/220 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 84/220 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 662825 m, 8180 m/sec, 821391 t fired, .

Time elapsed: 85 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 89/399 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1489641 m, 16594 m/sec, 1489640 t fired, .
88 EF FNDP 89/215 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 561279 t fired, 8686 attempts, .
89 EF STEQ 89/215 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 89/215 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 703853 m, 8205 m/sec, 872396 t fired, .

Time elapsed: 90 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 94/399 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1571716 m, 16415 m/sec, 1571715 t fired, .
88 EF FNDP 94/210 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 595815 t fired, 9239 attempts, .
89 EF STEQ 94/210 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 94/210 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 744305 m, 8090 m/sec, 923390 t fired, .

Time elapsed: 95 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 99/399 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1646979 m, 15052 m/sec, 1646978 t fired, .
88 EF FNDP 99/205 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 629947 t fired, 9802 attempts, .
89 EF STEQ 99/205 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 99/205 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 784989 m, 8136 m/sec, 973980 t fired, .

Time elapsed: 100 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 104/399 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1727926 m, 16189 m/sec, 1727925 t fired, .
88 EF FNDP 104/200 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 661283 t fired, 10278 attempts, .
89 EF STEQ 104/200 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 104/200 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 828095 m, 8621 m/sec, 1027687 t fired, .

Time elapsed: 105 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 109/399 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1811101 m, 16635 m/sec, 1811101 t fired, .
88 EF FNDP 109/195 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 692654 t fired, 10793 attempts, .
89 EF STEQ 109/195 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 109/195 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 866432 m, 7667 m/sec, 1075383 t fired, .

Time elapsed: 110 secs. Pages in use: 16
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 114/399 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1897440 m, 17267 m/sec, 1897439 t fired, .
88 EF FNDP 114/190 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 724921 t fired, 11321 attempts, .
89 EF STEQ 114/190 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
91 EF SRCH 114/190 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 909185 m, 8550 m/sec, 1128432 t fired, .

Time elapsed: 115 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 91 (type SRCH) for DoubleLock-PT-p2s2-ReachabilityCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 2 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 119/399 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 1987966 m, 18105 m/sec, 1987965 t fired, .
88 EF FNDP 119/185 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 760303 t fired, 11876 attempts, .
89 EF STEQ 119/185 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.

Time elapsed: 120 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 107 (type FNDP) for 36 DoubleLock-PT-p2s2-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 2 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 124/399 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2068910 m, 16188 m/sec, 2068909 t fired, .
88 EF FNDP 124/208 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 789439 t fired, 12361 attempts, .
89 EF STEQ 124/180 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
107 EF FNDP 5/290 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 41666 t fired, 5 attempts, .

Time elapsed: 125 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 2 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 129/399 13/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2154426 m, 17103 m/sec, 2154425 t fired, .
88 EF FNDP 129/203 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 823500 t fired, 12919 attempts, .
89 EF STEQ 129/175 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
107 EF FNDP 10/285 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 75144 t fired, 674 attempts, .

Time elapsed: 130 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 2 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 134/399 13/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2237784 m, 16671 m/sec, 2237783 t fired, .
88 EF FNDP 134/198 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 856662 t fired, 13466 attempts, .
89 EF STEQ 134/170 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
107 EF FNDP 15/280 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 105449 t fired, 1384 attempts, .

Time elapsed: 135 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 2 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 139/399 14/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2320599 m, 16563 m/sec, 2320598 t fired, .
88 EF FNDP 139/193 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 887344 t fired, 13972 attempts, .
89 EF STEQ 139/165 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
107 EF FNDP 20/275 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 139669 t fired, 2172 attempts, .

Time elapsed: 140 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 2 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 144/399 14/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2403645 m, 16609 m/sec, 2403644 t fired, .
88 EF FNDP 144/188 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 920039 t fired, 14492 attempts, .
89 EF STEQ 144/160 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
107 EF FNDP 25/270 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 172124 t fired, 2910 attempts, .

Time elapsed: 145 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 2 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 149/399 15/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2485132 m, 16297 m/sec, 2485131 t fired, .
88 EF FNDP 149/183 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 953670 t fired, 15051 attempts, .
89 EF STEQ 149/155 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 sara is running.
107 EF FNDP 30/265 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 206188 t fired, 3653 attempts, .

Time elapsed: 150 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 89 (type EQUN) for DoubleLock-PT-p2s2-ReachabilityCardinality-08 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 1 0 1 1 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 154/399 15/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2569342 m, 16842 m/sec, 2569341 t fired, .
88 EF FNDP 154/178 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 985034 t fired, 15561 attempts, .
107 EF FNDP 35/260 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 239985 t fired, 4401 attempts, .

Time elapsed: 155 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 81 (type FNDP) for 30 DoubleLock-PT-p2s2-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 89 (type EQUN) for DoubleLock-PT-p2s2-ReachabilityCardinality-08
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 1 0 2 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 159/399 16/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2651859 m, 16503 m/sec, 2651858 t fired, .
81 EF FNDP 5/287 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 37140 t fired, 417 attempts, .
88 EF FNDP 159/173 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1017746 t fired, 16100 attempts, .
107 EF FNDP 40/281 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 272132 t fired, 5093 attempts, .

Time elapsed: 160 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 1 0 2 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 164/399 16/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2732741 m, 16176 m/sec, 2732740 t fired, .
81 EF FNDP 10/282 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 71817 t fired, 842 attempts, .
88 EF FNDP 164/168 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1049612 t fired, 16604 attempts, .
107 EF FNDP 45/276 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 305879 t fired, 5814 attempts, .

Time elapsed: 165 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 88 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-08 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 2 1 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
79 EF EXCL 169/399 17/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2815476 m, 16547 m/sec, 2815475 t fired, .
81 EF FNDP 15/277 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 106714 t fired, 1284 attempts, .
107 EF FNDP 50/271 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 337930 t fired, 6498 attempts, .

Time elapsed: 170 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 113 (type FNDP) for 21 DoubleLock-PT-p2s2-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 88 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-08
lola: result : unknown
lola: fired transitions : 1081619
lola: tried executions : 17114
lola: time used : 169.000000
lola: memory pages used : 0
lola: FINISHED task # 113 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 9541
lola: tried executions : 139
lola: time used : 2.000000
lola: memory pages used : 0
lola: LAUNCH task # 54 (type FNDP) for 27 DoubleLock-PT-p2s2-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 3/342 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 22592 t fired, 356 attempts, .
79 EF EXCL 174/449 17/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2894422 m, 15789 m/sec, 2894421 t fired, .
81 EF FNDP 20/327 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 142216 t fired, 1746 attempts, .
107 EF FNDP 55/334 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 372334 t fired, 7226 attempts, .

Time elapsed: 175 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 8/339 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 54860 t fired, 859 attempts, .
79 EF EXCL 179/449 18/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 2975131 m, 16141 m/sec, 2975131 t fired, .
81 EF FNDP 25/324 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 177106 t fired, 2191 attempts, .
107 EF FNDP 60/331 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 402944 t fired, 7858 attempts, .

Time elapsed: 180 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 13/334 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 87919 t fired, 1399 attempts, .
79 EF EXCL 184/449 18/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3060711 m, 17116 m/sec, 3060710 t fired, .
81 EF FNDP 30/319 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 213930 t fired, 2660 attempts, .
107 EF FNDP 65/326 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 436071 t fired, 8549 attempts, .

Time elapsed: 185 secs. Pages in use: 18
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 18/329 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 120034 t fired, 1937 attempts, .
79 EF EXCL 189/449 19/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3146771 m, 17212 m/sec, 3146770 t fired, .
81 EF FNDP 35/314 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 250762 t fired, 3133 attempts, .
107 EF FNDP 70/321 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 468259 t fired, 9216 attempts, .

Time elapsed: 190 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 23/324 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 153917 t fired, 2503 attempts, .
79 EF EXCL 194/449 19/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3235521 m, 17750 m/sec, 3235520 t fired, .
81 EF FNDP 40/309 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 283887 t fired, 3565 attempts, .
107 EF FNDP 75/316 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 501285 t fired, 9898 attempts, .

Time elapsed: 195 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 28/319 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 185964 t fired, 3043 attempts, .
79 EF EXCL 199/449 20/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3318111 m, 16518 m/sec, 3318110 t fired, .
81 EF FNDP 45/304 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 319507 t fired, 4030 attempts, .
107 EF FNDP 80/311 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 534968 t fired, 10590 attempts, .

Time elapsed: 200 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 33/314 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 220022 t fired, 3636 attempts, .
79 EF EXCL 204/449 20/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3401430 m, 16663 m/sec, 3401429 t fired, .
81 EF FNDP 50/299 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 354530 t fired, 4487 attempts, .
107 EF FNDP 85/306 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 568142 t fired, 11269 attempts, .

Time elapsed: 205 secs. Pages in use: 20
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 38/309 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 253070 t fired, 4217 attempts, .
79 EF EXCL 209/449 21/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3486011 m, 16916 m/sec, 3486010 t fired, .
81 EF FNDP 55/294 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 387361 t fired, 4922 attempts, .
107 EF FNDP 90/301 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 601989 t fired, 11945 attempts, .

Time elapsed: 210 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 43/304 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 286053 t fired, 4799 attempts, .
79 EF EXCL 214/449 21/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3555030 m, 13803 m/sec, 3555029 t fired, .
81 EF FNDP 60/289 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 420871 t fired, 5360 attempts, .
107 EF FNDP 95/296 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 637295 t fired, 12655 attempts, .

Time elapsed: 215 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 48/299 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 319960 t fired, 5389 attempts, .
79 EF EXCL 219/449 22/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3643162 m, 17626 m/sec, 3643161 t fired, .
81 EF FNDP 65/284 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 456552 t fired, 5825 attempts, .
107 EF FNDP 100/291 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 668401 t fired, 13277 attempts, .

Time elapsed: 220 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 53/294 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 355154 t fired, 6007 attempts, .
79 EF EXCL 224/449 22/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3725394 m, 16446 m/sec, 3725393 t fired, .
81 EF FNDP 70/279 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 490782 t fired, 6282 attempts, .
107 EF FNDP 105/286 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 699656 t fired, 13913 attempts, .

Time elapsed: 225 secs. Pages in use: 22
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 58/289 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 390683 t fired, 6633 attempts, .
79 EF EXCL 229/449 23/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3811716 m, 17264 m/sec, 3811715 t fired, .
81 EF FNDP 75/274 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 523050 t fired, 6709 attempts, .
107 EF FNDP 110/281 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 732498 t fired, 14577 attempts, .

Time elapsed: 230 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 63/284 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 425029 t fired, 7227 attempts, .
79 EF EXCL 234/449 23/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3895106 m, 16678 m/sec, 3895105 t fired, .
81 EF FNDP 80/269 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 557994 t fired, 7180 attempts, .
107 EF FNDP 115/276 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 767718 t fired, 15279 attempts, .

Time elapsed: 235 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 68/279 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 457186 t fired, 7792 attempts, .
79 EF EXCL 239/449 24/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 3980406 m, 17060 m/sec, 3980405 t fired, .
81 EF FNDP 85/264 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 591433 t fired, 7627 attempts, .
107 EF FNDP 120/271 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 802100 t fired, 15971 attempts, .

Time elapsed: 240 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 73/274 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 490477 t fired, 8384 attempts, .
79 EF EXCL 244/449 24/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4064951 m, 16909 m/sec, 4064950 t fired, .
81 EF FNDP 90/259 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 626090 t fired, 8090 attempts, .
107 EF FNDP 125/266 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 834724 t fired, 16630 attempts, .

Time elapsed: 245 secs. Pages in use: 24
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 78/269 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 523744 t fired, 8974 attempts, .
79 EF EXCL 249/449 25/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4150985 m, 17206 m/sec, 4150984 t fired, .
81 EF FNDP 95/254 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 661079 t fired, 8560 attempts, .
107 EF FNDP 130/261 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 868052 t fired, 17274 attempts, .

Time elapsed: 250 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 83/264 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 554977 t fired, 9532 attempts, .
79 EF EXCL 254/449 25/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4235037 m, 16810 m/sec, 4235036 t fired, .
81 EF FNDP 100/249 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 697662 t fired, 9047 attempts, .
107 EF FNDP 135/256 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 902817 t fired, 17961 attempts, .

Time elapsed: 255 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 88/259 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 591425 t fired, 10177 attempts, .
79 EF EXCL 259/449 26/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4317104 m, 16413 m/sec, 4317104 t fired, .
81 EF FNDP 105/244 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 730979 t fired, 9505 attempts, .
107 EF FNDP 140/251 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 934693 t fired, 18589 attempts, .

Time elapsed: 260 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 93/254 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 625827 t fired, 10791 attempts, .
79 EF EXCL 264/449 26/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4401965 m, 16972 m/sec, 4401964 t fired, .
81 EF FNDP 110/239 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 768203 t fired, 10004 attempts, .
107 EF FNDP 145/246 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 967591 t fired, 19242 attempts, .

Time elapsed: 265 secs. Pages in use: 26
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 98/249 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 660381 t fired, 11415 attempts, .
79 EF EXCL 269/449 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4486530 m, 16913 m/sec, 4486529 t fired, .
81 EF FNDP 115/234 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 804686 t fired, 10491 attempts, .
107 EF FNDP 150/241 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 998187 t fired, 19865 attempts, .

Time elapsed: 270 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 103/244 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 693309 t fired, 11996 attempts, .
79 EF EXCL 274/449 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4567647 m, 16223 m/sec, 4567646 t fired, .
81 EF FNDP 120/229 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 839412 t fired, 10959 attempts, .
107 EF FNDP 155/236 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1031972 t fired, 20531 attempts, .

Time elapsed: 275 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 108/239 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 728943 t fired, 12646 attempts, .
79 EF EXCL 279/449 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4649705 m, 16411 m/sec, 4649705 t fired, .
81 EF FNDP 125/224 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 879263 t fired, 11510 attempts, .
107 EF FNDP 160/231 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1064063 t fired, 21174 attempts, .

Time elapsed: 280 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 113/234 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 764939 t fired, 13303 attempts, .
79 EF EXCL 284/449 28/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4727372 m, 15533 m/sec, 4727371 t fired, .
81 EF FNDP 130/219 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 910857 t fired, 11932 attempts, .
107 EF FNDP 165/226 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1100131 t fired, 21877 attempts, .

Time elapsed: 285 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 118/229 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 798357 t fired, 13919 attempts, .
79 EF EXCL 289/449 28/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4812466 m, 17018 m/sec, 4812465 t fired, .
81 EF FNDP 135/214 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 947844 t fired, 12436 attempts, .
107 EF FNDP 170/221 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1132860 t fired, 22519 attempts, .

Time elapsed: 290 secs. Pages in use: 28
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 123/224 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 832110 t fired, 14539 attempts, .
79 EF EXCL 294/449 29/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4893262 m, 16159 m/sec, 4893261 t fired, .
81 EF FNDP 140/209 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 982262 t fired, 12899 attempts, .
107 EF FNDP 175/216 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1165222 t fired, 23155 attempts, .

Time elapsed: 295 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 128/219 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 864820 t fired, 15130 attempts, .
79 EF EXCL 299/449 29/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 4975177 m, 16383 m/sec, 4975176 t fired, .
81 EF FNDP 145/204 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1016929 t fired, 13366 attempts, .
107 EF FNDP 180/211 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1201838 t fired, 23891 attempts, .

Time elapsed: 300 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 133/214 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 896943 t fired, 15710 attempts, .
79 EF EXCL 304/449 30/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 5054300 m, 15824 m/sec, 5054299 t fired, .
81 EF FNDP 150/199 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1055145 t fired, 13877 attempts, .
107 EF FNDP 185/206 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1235058 t fired, 24557 attempts, .

Time elapsed: 305 secs. Pages in use: 30
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 138/209 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 929323 t fired, 16298 attempts, .
79 EF EXCL 309/449 30/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 5138292 m, 16798 m/sec, 5138291 t fired, .
81 EF FNDP 155/194 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1089382 t fired, 14342 attempts, .
107 EF FNDP 190/201 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1268484 t fired, 25210 attempts, .

Time elapsed: 310 secs. Pages in use: 30
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 143/204 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 963253 t fired, 16912 attempts, .
79 EF EXCL 314/449 31/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 5219541 m, 16249 m/sec, 5219540 t fired, .
81 EF FNDP 160/189 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1125699 t fired, 14841 attempts, .
107 EF FNDP 195/196 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1298992 t fired, 25800 attempts, .

Time elapsed: 315 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 107 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 1 1 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 148/199 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 995572 t fired, 17510 attempts, .
79 EF EXCL 319/449 31/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 5305121 m, 17116 m/sec, 5305120 t fired, .
81 EF FNDP 165/184 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1162559 t fired, 15343 attempts, .

Time elapsed: 320 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 68 (type FNDP) for 39 DoubleLock-PT-p2s2-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 107 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 1333995
lola: tried executions : 26513
lola: time used : 200.000000
lola: memory pages used : 0
lola: FINISHED task # 68 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-13
lola: result : true
lola: fired transitions : 4384
lola: tried executions : 72
lola: time used : 1.000000
lola: memory pages used : 0
lola: LAUNCH task # 95 (type FNDP) for 15 DoubleLock-PT-p2s2-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 153/279 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1031212 t fired, 18176 attempts, .
79 EF EXCL 324/514 32/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 5389590 m, 16893 m/sec, 5389589 t fired, .
81 EF FNDP 170/264 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1198937 t fired, 15836 attempts, .
95 EF FNDP 4/409 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 28009 t fired, 332 attempts, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 158/275 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1066374 t fired, 18824 attempts, .
79 EF EXCL 329/514 32/32 DoubleLock-PT-p2s2-ReachabilityCardinality-01 5474730 m, 17028 m/sec, 5474729 t fired, .
81 EF FNDP 175/260 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1233389 t fired, 16303 attempts, .
95 EF FNDP 9/405 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 64414 t fired, 781 attempts, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 79 (type EXCL) for DoubleLock-PT-p2s2-ReachabilityCardinality-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 163/270 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1103602 t fired, 19503 attempts, .
81 EF FNDP 180/255 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1270126 t fired, 16803 attempts, .
95 EF FNDP 14/400 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 101387 t fired, 1251 attempts, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 105 (type EXCL) for 45 DoubleLock-PT-p2s2-ReachabilityCardinality-15
lola: time limit : 544 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 168/265 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1135282 t fired, 20082 attempts, .
81 EF FNDP 185/250 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1303748 t fired, 17258 attempts, .
95 EF FNDP 19/395 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 134765 t fired, 1677 attempts, .
105 EF EXCL 5/544 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 92136 m, 18427 m/sec, 92135 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 173/260 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1171750 t fired, 20750 attempts, .
81 EF FNDP 190/245 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1338079 t fired, 17719 attempts, .
95 EF FNDP 24/390 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 170733 t fired, 2138 attempts, .
105 EF EXCL 10/544 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 176147 m, 16802 m/sec, 176146 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 178/255 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1204632 t fired, 21359 attempts, .
81 EF FNDP 195/240 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1370274 t fired, 18169 attempts, .
95 EF FNDP 29/385 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 206915 t fired, 2602 attempts, .
105 EF EXCL 15/544 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 262713 m, 17313 m/sec, 262712 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 183/250 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1238347 t fired, 21974 attempts, .
81 EF FNDP 200/235 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1404056 t fired, 18642 attempts, .
95 EF FNDP 34/380 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 242193 t fired, 3055 attempts, .
105 EF EXCL 20/544 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 358232 m, 19103 m/sec, 358231 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 188/245 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1272766 t fired, 22608 attempts, .
81 EF FNDP 205/230 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1437166 t fired, 19090 attempts, .
95 EF FNDP 39/375 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 277639 t fired, 3514 attempts, .
105 EF EXCL 25/544 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 448790 m, 18111 m/sec, 448789 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 193/240 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1304948 t fired, 23193 attempts, .
81 EF FNDP 210/225 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1473392 t fired, 19580 attempts, .
95 EF FNDP 44/370 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 310557 t fired, 3927 attempts, .
105 EF EXCL 30/544 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 540997 m, 18441 m/sec, 540997 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 198/235 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1341232 t fired, 23848 attempts, .
81 EF FNDP 215/220 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-10 1509283 t fired, 20078 attempts, .
95 EF FNDP 49/365 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 343662 t fired, 4345 attempts, .
105 EF EXCL 35/544 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 634541 m, 18708 m/sec, 634540 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 81 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-10 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 0 0 1 1 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 203/230 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1375256 t fired, 24468 attempts, .
95 EF FNDP 54/360 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 375554 t fired, 4744 attempts, .
105 EF EXCL 40/544 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 724617 m, 18015 m/sec, 724616 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 108 (type EQUN) for 36 DoubleLock-PT-p2s2-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-10
lola: result : unknown
lola: fired transitions : 1545713
lola: tried executions : 20582
lola: time used : 220.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-108.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 208/286 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1408264 t fired, 25061 attempts, .
95 EF FNDP 59/355 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 410072 t fired, 5186 attempts, .
105 EF EXCL 45/544 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 813125 m, 17701 m/sec, 813124 t fired, .
108 EF STEQ 5/403 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 213/281 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1442455 t fired, 25688 attempts, .
95 EF FNDP 64/350 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 443155 t fired, 5604 attempts, .
105 EF EXCL 50/544 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 904046 m, 18184 m/sec, 904045 t fired, .
108 EF STEQ 10/398 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 218/276 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1475030 t fired, 26280 attempts, .
95 EF FNDP 69/345 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 478871 t fired, 6062 attempts, .
105 EF EXCL 55/544 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 990231 m, 17237 m/sec, 990230 t fired, .
108 EF STEQ 15/393 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 223/271 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1509521 t fired, 26914 attempts, .
95 EF FNDP 74/340 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 511230 t fired, 6473 attempts, .
105 EF EXCL 60/544 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1079600 m, 17873 m/sec, 1079599 t fired, .
108 EF STEQ 20/388 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 228/266 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1542185 t fired, 27524 attempts, .
95 EF FNDP 79/335 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 548637 t fired, 6947 attempts, .
105 EF EXCL 65/544 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1165179 m, 17115 m/sec, 1165178 t fired, .
108 EF STEQ 25/383 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 233/261 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1573043 t fired, 28090 attempts, .
95 EF FNDP 84/330 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 581135 t fired, 7370 attempts, .
105 EF EXCL 70/544 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1251926 m, 17349 m/sec, 1251925 t fired, .
108 EF STEQ 30/378 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 238/256 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1606191 t fired, 28705 attempts, .
95 EF FNDP 89/325 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 617207 t fired, 7834 attempts, .
105 EF EXCL 75/544 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1334886 m, 16592 m/sec, 1334885 t fired, .
108 EF STEQ 35/373 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 EF FNDP 243/251 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 1639884 t fired, 29319 attempts, .
95 EF FNDP 94/320 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 650898 t fired, 8262 attempts, .
105 EF EXCL 80/544 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1417389 m, 16500 m/sec, 1417388 t fired, .
108 EF STEQ 40/368 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 54 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-09 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 4 0 0 1 1 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF 0 4 0 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 99/315 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 684966 t fired, 8696 attempts, .
105 EF EXCL 85/544 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1498401 m, 16202 m/sec, 1498400 t fired, .
108 EF STEQ 45/363 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 82 (type EQUN) for 30 DoubleLock-PT-p2s2-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 54 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-09
lola: result : unknown
lola: fired transitions : 1674690
lola: tried executions : 29951
lola: time used : 248.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-82.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 82 (type EQUN) for DoubleLock-PT-p2s2-ReachabilityCardinality-10
lola: result : false
lola: LAUNCH task # 55 (type EQUN) for 27 DoubleLock-PT-p2s2-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-55.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF STEQ 1/453 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 sara is running.
95 EF FNDP 104/443 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 717495 t fired, 9111 attempts, .
105 EF EXCL 90/653 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1584627 m, 17245 m/sec, 1584626 t fired, .
108 EF STEQ 50/488 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF STEQ 6/452 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 sara is running.
95 EF FNDP 109/442 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 754706 t fired, 9573 attempts, .
105 EF EXCL 95/653 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1671819 m, 17438 m/sec, 1671818 t fired, .
108 EF STEQ 55/487 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF STEQ 11/447 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 sara is running.
95 EF FNDP 114/437 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 789651 t fired, 10011 attempts, .
105 EF EXCL 100/653 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1759850 m, 17606 m/sec, 1759849 t fired, .
108 EF STEQ 60/482 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG 0 4 0 0 1 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 2 0 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 EF STEQ 16/442 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-09 sara is running.
95 EF FNDP 119/432 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 824460 t fired, 10449 attempts, .
105 EF EXCL 105/653 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1849350 m, 17900 m/sec, 1849349 t fired, .
108 EF STEQ 65/477 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16

lola: FINISHED task # 55 (type EQUN) for DoubleLock-PT-p2s2-ReachabilityCardinality-09
lola: result : false
lola: LAUNCH task # 75 (type FNDP) for 3 DoubleLock-PT-p2s2-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 52
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 93 (type SRCH) for 24 DoubleLock-PT-p2s2-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 4/789 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 38354 m, 7670 m/sec, 44879 t fired, .
95 EF FNDP 124/699 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 856550 t fired, 10853 attempts, .
105 EF EXCL 110/816 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1938855 m, 17901 m/sec, 1938854 t fired, .
108 EF STEQ 70/740 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 9/785 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 77239 m, 7777 m/sec, 90361 t fired, .
95 EF FNDP 129/695 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 891252 t fired, 11293 attempts, .
105 EF EXCL 115/816 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2024627 m, 17154 m/sec, 2024626 t fired, .
108 EF STEQ 75/736 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 14/780 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 114877 m, 7527 m/sec, 134385 t fired, .
95 EF FNDP 134/690 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 926393 t fired, 11728 attempts, .
105 EF EXCL 120/816 13/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2106702 m, 16415 m/sec, 2106701 t fired, .
108 EF STEQ 80/731 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 19/775 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 154270 m, 7878 m/sec, 180459 t fired, .
95 EF FNDP 139/685 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 961379 t fired, 12169 attempts, .
105 EF EXCL 125/816 13/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2199774 m, 18614 m/sec, 2199773 t fired, .
108 EF STEQ 85/726 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 24/770 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 195297 m, 8205 m/sec, 228447 t fired, .
95 EF FNDP 144/680 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 996150 t fired, 12614 attempts, .
105 EF EXCL 130/816 14/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2282062 m, 16457 m/sec, 2282061 t fired, .
108 EF STEQ 90/721 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 29/765 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 232082 m, 7357 m/sec, 271473 t fired, .
95 EF FNDP 149/675 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1033452 t fired, 13095 attempts, .
105 EF EXCL 135/816 14/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2371771 m, 17941 m/sec, 2371770 t fired, .
108 EF STEQ 95/716 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 34/760 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 270878 m, 7759 m/sec, 316849 t fired, .
95 EF FNDP 154/670 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1066031 t fired, 13506 attempts, .
105 EF EXCL 140/816 15/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2453163 m, 16278 m/sec, 2453163 t fired, .
108 EF STEQ 100/711 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 39/755 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 309346 m, 7693 m/sec, 361845 t fired, .
95 EF FNDP 159/665 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1102983 t fired, 13981 attempts, .
105 EF EXCL 145/816 15/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2547639 m, 18895 m/sec, 2547638 t fired, .
108 EF STEQ 105/706 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 44/750 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 348087 m, 7748 m/sec, 407158 t fired, .
95 EF FNDP 164/660 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1137610 t fired, 14419 attempts, .
105 EF EXCL 150/816 16/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2638102 m, 18092 m/sec, 2638101 t fired, .
108 EF STEQ 110/701 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 49/745 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 386252 m, 7633 m/sec, 451797 t fired, .
95 EF FNDP 169/655 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1171702 t fired, 14846 attempts, .
105 EF EXCL 155/816 16/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2723182 m, 17016 m/sec, 2723181 t fired, .
108 EF STEQ 115/696 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 54/740 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 428501 m, 8449 m/sec, 501212 t fired, .
95 EF FNDP 174/650 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1203364 t fired, 15242 attempts, .
105 EF EXCL 160/816 17/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2804301 m, 16223 m/sec, 2804300 t fired, .
108 EF STEQ 120/691 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 59/735 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 467340 m, 7767 m/sec, 546640 t fired, .
95 EF FNDP 179/645 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1237911 t fired, 15675 attempts, .
105 EF EXCL 165/816 17/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2888561 m, 16852 m/sec, 2888560 t fired, .
108 EF STEQ 125/686 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 64/730 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 507492 m, 8030 m/sec, 593604 t fired, .
95 EF FNDP 184/640 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1271679 t fired, 16108 attempts, .
105 EF EXCL 170/816 18/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2976001 m, 17488 m/sec, 2976001 t fired, .
108 EF STEQ 130/681 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 69/725 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 546049 m, 7711 m/sec, 638701 t fired, .
95 EF FNDP 189/635 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1310455 t fired, 16600 attempts, .
105 EF EXCL 175/816 18/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3056976 m, 16195 m/sec, 3056975 t fired, .
108 EF STEQ 135/676 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 74/720 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 583906 m, 7571 m/sec, 682980 t fired, .
95 EF FNDP 194/630 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1343969 t fired, 17021 attempts, .
105 EF EXCL 180/816 19/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3142710 m, 17146 m/sec, 3142709 t fired, .
108 EF STEQ 140/671 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 79/715 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 622716 m, 7762 m/sec, 728376 t fired, .
95 EF FNDP 199/625 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1378393 t fired, 17455 attempts, .
105 EF EXCL 185/816 19/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3222002 m, 15858 m/sec, 3222001 t fired, .
108 EF STEQ 145/666 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 84/710 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 666527 m, 8762 m/sec, 779618 t fired, .
95 EF FNDP 204/620 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1411833 t fired, 17881 attempts, .
105 EF EXCL 190/816 20/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3305951 m, 16789 m/sec, 3305950 t fired, .
108 EF STEQ 150/661 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 89/705 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 708715 m, 8437 m/sec, 828962 t fired, .
95 EF FNDP 209/615 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1447538 t fired, 18333 attempts, .
105 EF EXCL 195/816 20/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3401942 m, 19198 m/sec, 3401941 t fired, .
108 EF STEQ 155/656 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 94/700 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 746412 m, 7539 m/sec, 873054 t fired, .
95 EF FNDP 214/610 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1482430 t fired, 18779 attempts, .
105 EF EXCL 200/816 21/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3487280 m, 17067 m/sec, 3487279 t fired, .
108 EF STEQ 160/651 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 99/695 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 787549 m, 8227 m/sec, 921171 t fired, .
95 EF FNDP 219/605 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1517227 t fired, 19217 attempts, .
105 EF EXCL 205/816 21/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3576661 m, 17876 m/sec, 3576660 t fired, .
108 EF STEQ 165/646 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 104/690 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 827372 m, 7964 m/sec, 967748 t fired, .
95 EF FNDP 224/600 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1551532 t fired, 19652 attempts, .
105 EF EXCL 210/816 22/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3653267 m, 15321 m/sec, 3653266 t fired, .
108 EF STEQ 170/641 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 109/685 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 867372 m, 8000 m/sec, 1014535 t fired, .
95 EF FNDP 229/595 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1587276 t fired, 20101 attempts, .
105 EF EXCL 215/816 22/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3740760 m, 17498 m/sec, 3740759 t fired, .
108 EF STEQ 175/636 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
93 EF SRCH 114/680 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-08 905012 m, 7528 m/sec, 1058560 t fired, .
95 EF FNDP 234/590 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1621002 t fired, 20535 attempts, .
105 EF EXCL 220/816 23/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3824025 m, 16653 m/sec, 3824024 t fired, .
108 EF STEQ 180/631 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 93 (type SRCH) for DoubleLock-PT-p2s2-ReachabilityCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 239/585 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1656550 t fired, 20989 attempts, .
105 EF EXCL 225/816 23/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3913070 m, 17809 m/sec, 3913069 t fired, .
108 EF STEQ 185/626 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 96 (type EQUN) for 15 DoubleLock-PT-p2s2-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-96.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 244/854 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1691821 t fired, 21434 attempts, .
96 EF STEQ 5/760 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 230/816 24/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4001091 m, 17604 m/sec, 4001090 t fired, .
108 EF STEQ 190/621 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 249/849 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1726643 t fired, 21882 attempts, .
96 EF STEQ 10/755 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 235/816 24/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4089246 m, 17631 m/sec, 4089245 t fired, .
108 EF STEQ 195/616 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 254/844 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1760332 t fired, 22311 attempts, .
96 EF STEQ 15/750 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 240/816 25/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4173204 m, 16791 m/sec, 4173203 t fired, .
108 EF STEQ 200/611 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 259/839 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1797243 t fired, 22788 attempts, .
96 EF STEQ 20/745 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 245/816 25/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4252396 m, 15838 m/sec, 4252395 t fired, .
108 EF STEQ 205/606 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 264/834 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1830784 t fired, 23212 attempts, .
96 EF STEQ 25/740 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 250/816 26/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4341606 m, 17842 m/sec, 4341605 t fired, .
108 EF STEQ 210/601 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 269/829 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1864337 t fired, 23643 attempts, .
96 EF STEQ 30/735 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 255/816 26/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4424550 m, 16588 m/sec, 4424549 t fired, .
108 EF STEQ 215/596 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 274/824 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1900956 t fired, 24113 attempts, .
96 EF STEQ 35/730 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 260/816 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4512845 m, 17659 m/sec, 4512845 t fired, .
108 EF STEQ 220/591 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 279/819 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1935940 t fired, 24563 attempts, .
96 EF STEQ 40/725 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 265/816 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4599861 m, 17403 m/sec, 4599860 t fired, .
108 EF STEQ 225/586 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 284/814 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 1971822 t fired, 25014 attempts, .
96 EF STEQ 45/720 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 270/816 28/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4684634 m, 16954 m/sec, 4684633 t fired, .
108 EF STEQ 230/581 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 289/809 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2010297 t fired, 25501 attempts, .
96 EF STEQ 50/715 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 275/816 28/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4770717 m, 17216 m/sec, 4770716 t fired, .
108 EF STEQ 235/576 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 294/804 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2045169 t fired, 25954 attempts, .
96 EF STEQ 55/710 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 280/816 29/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4864016 m, 18659 m/sec, 4864015 t fired, .
108 EF STEQ 240/571 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 299/799 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2081393 t fired, 26408 attempts, .
96 EF STEQ 60/705 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 285/816 29/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 4945476 m, 16292 m/sec, 4945475 t fired, .
108 EF STEQ 245/566 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 304/794 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2119585 t fired, 26890 attempts, .
96 EF STEQ 65/700 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 290/816 30/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 5034242 m, 17753 m/sec, 5034241 t fired, .
108 EF STEQ 250/561 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 309/789 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2153486 t fired, 27333 attempts, .
96 EF STEQ 70/695 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 295/816 30/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 5119161 m, 16983 m/sec, 5119160 t fired, .
108 EF STEQ 255/556 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 314/784 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2186033 t fired, 27749 attempts, .
96 EF STEQ 75/690 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 300/816 31/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 5201547 m, 16477 m/sec, 5201546 t fired, .
108 EF STEQ 260/551 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 319/779 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2221114 t fired, 28197 attempts, .
96 EF STEQ 80/685 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 305/816 31/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 5279848 m, 15660 m/sec, 5279847 t fired, .
108 EF STEQ 265/546 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 324/774 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2256297 t fired, 28654 attempts, .
96 EF STEQ 85/680 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 310/816 32/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 5369265 m, 17883 m/sec, 5369264 t fired, .
108 EF STEQ 270/541 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 329/769 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2291527 t fired, 29110 attempts, .
96 EF STEQ 90/675 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
105 EF EXCL 315/816 32/32 DoubleLock-PT-p2s2-ReachabilityCardinality-15 5458462 m, 17839 m/sec, 5458461 t fired, .
108 EF STEQ 275/536 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 105 (type EXCL) for DoubleLock-PT-p2s2-ReachabilityCardinality-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 3 2 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 334/764 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2326843 t fired, 29560 attempts, .
96 EF STEQ 95/670 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
108 EF STEQ 280/531 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 99 (type EXCL) for 15 DoubleLock-PT-p2s2-ReachabilityCardinality-05
lola: time limit : 981 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 339/759 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2359925 t fired, 29989 attempts, .
96 EF STEQ 100/665 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
99 EF EXCL 5/981 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-05 40872 m, 8174 m/sec, 40871 t fired, .
108 EF STEQ 285/526 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 344/754 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2394607 t fired, 30435 attempts, .
96 EF STEQ 105/660 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
99 EF EXCL 10/981 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-05 85731 m, 8971 m/sec, 85730 t fired, .
108 EF STEQ 290/521 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 349/749 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2428462 t fired, 30885 attempts, .
96 EF STEQ 110/655 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
99 EF EXCL 15/981 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-05 127245 m, 8302 m/sec, 127244 t fired, .
108 EF STEQ 295/516 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG 0 2 3 0 1 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 3 1 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 4 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
95 EF FNDP 354/744 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 2461554 t fired, 31305 attempts, .
96 EF STEQ 115/650 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-05 sara is running.
99 EF EXCL 20/981 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-05 167852 m, 8121 m/sec, 167851 t fired, .
108 EF STEQ 300/511 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16

lola: FINISHED task # 96 (type EQUN) for DoubleLock-PT-p2s2-ReachabilityCardinality-05
lola: result : false
lola: CANCELED task # 95 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 99 (type EXCL) for DoubleLock-PT-p2s2-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 111 (type EXCL) for 36 DoubleLock-PT-p2s2-ReachabilityCardinality-12
lola: time limit : 1460 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 101 (type FNDP) for 45 DoubleLock-PT-p2s2-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type EQUN) for 45 DoubleLock-PT-p2s2-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 95 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-05
lola: result : unknown
lola: fired transitions : 2492804
lola: tried executions : 31707
lola: time used : 359.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-102.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 0/973 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 5079 t fired, 1 attempts, .
102 EF STEQ 0/1460 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 305/1307 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 0/1460 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 8295 m, 1659 m/sec, 8294 t fired, .

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 5/973 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 42274 t fired, 1 attempts, .
102 EF STEQ 5/1460 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 310/1307 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 5/1460 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 55650 m, 9471 m/sec, 55649 t fired, .

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 10/968 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 79562 t fired, 1 attempts, .
102 EF STEQ 10/1455 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 315/1302 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 10/1460 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 110757 m, 11021 m/sec, 110756 t fired, .

Time elapsed: 690 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 15/963 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 116489 t fired, 1 attempts, .
102 EF STEQ 15/1450 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 320/1297 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 15/1460 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 165234 m, 10895 m/sec, 165233 t fired, .

Time elapsed: 695 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 20/958 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 155195 t fired, 1 attempts, .
102 EF STEQ 20/1445 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 325/1292 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 20/1460 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 220577 m, 11068 m/sec, 220576 t fired, .

Time elapsed: 700 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 25/953 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 193186 t fired, 1 attempts, .
102 EF STEQ 25/1440 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 330/1287 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 25/1460 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 277996 m, 11483 m/sec, 277995 t fired, .

Time elapsed: 705 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 30/948 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 227627 t fired, 1 attempts, .
102 EF STEQ 30/1435 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 335/1282 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 30/1460 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 331887 m, 10778 m/sec, 331886 t fired, .

Time elapsed: 710 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 35/943 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 267522 t fired, 1 attempts, .
102 EF STEQ 35/1430 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 340/1277 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 35/1460 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 386747 m, 10972 m/sec, 386746 t fired, .

Time elapsed: 715 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 40/938 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 303635 t fired, 1 attempts, .
102 EF STEQ 40/1425 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 345/1272 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 40/1460 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 438225 m, 10295 m/sec, 438224 t fired, .

Time elapsed: 720 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 45/933 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 338238 t fired, 1 attempts, .
102 EF STEQ 45/1420 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 350/1267 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 45/1460 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 493871 m, 11129 m/sec, 493870 t fired, .

Time elapsed: 725 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 50/928 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 375129 t fired, 1 attempts, .
102 EF STEQ 50/1415 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 355/1262 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 50/1460 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 547191 m, 10664 m/sec, 547190 t fired, .

Time elapsed: 730 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 55/923 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 409058 t fired, 5 attempts, .
102 EF STEQ 55/1410 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 360/1257 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 55/1460 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 598881 m, 10338 m/sec, 598880 t fired, .

Time elapsed: 735 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 60/918 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 447358 t fired, 47 attempts, .
102 EF STEQ 60/1405 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 365/1252 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 60/1460 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 652292 m, 10682 m/sec, 652291 t fired, .

Time elapsed: 740 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 65/913 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 483712 t fired, 278 attempts, .
102 EF STEQ 65/1400 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 370/1247 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 65/1460 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 706524 m, 10846 m/sec, 706523 t fired, .

Time elapsed: 745 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 70/908 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 518453 t fired, 604 attempts, .
102 EF STEQ 70/1395 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 375/1242 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 70/1460 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 756166 m, 9928 m/sec, 756165 t fired, .

Time elapsed: 750 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 75/903 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 556201 t fired, 1024 attempts, .
102 EF STEQ 75/1390 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 380/1237 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 75/1460 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 805377 m, 9842 m/sec, 805376 t fired, .

Time elapsed: 755 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 80/898 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 588485 t fired, 1388 attempts, .
102 EF STEQ 80/1385 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 385/1232 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 80/1460 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 855571 m, 10038 m/sec, 855570 t fired, .

Time elapsed: 760 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 85/893 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 624110 t fired, 1830 attempts, .
102 EF STEQ 85/1380 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 390/1227 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 85/1460 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 907404 m, 10366 m/sec, 907403 t fired, .

Time elapsed: 765 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 90/888 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 658223 t fired, 2257 attempts, .
102 EF STEQ 90/1375 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 395/1222 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 90/1460 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 960605 m, 10640 m/sec, 960604 t fired, .

Time elapsed: 770 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 95/883 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 692785 t fired, 2701 attempts, .
102 EF STEQ 95/1370 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 400/1217 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 95/1460 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1018187 m, 11516 m/sec, 1018186 t fired, .

Time elapsed: 775 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 100/878 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 727367 t fired, 3164 attempts, .
102 EF STEQ 100/1365 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 405/1212 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 100/1460 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1075151 m, 11392 m/sec, 1075150 t fired, .

Time elapsed: 780 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 105/873 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 761269 t fired, 3632 attempts, .
102 EF STEQ 105/1360 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 410/1207 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 105/1460 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1125260 m, 10021 m/sec, 1125259 t fired, .

Time elapsed: 785 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 110/868 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 795876 t fired, 4088 attempts, .
102 EF STEQ 110/1355 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 415/1202 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 110/1460 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1179332 m, 10814 m/sec, 1179331 t fired, .

Time elapsed: 790 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 115/863 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 829005 t fired, 4544 attempts, .
102 EF STEQ 115/1350 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 420/1197 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 115/1460 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1235971 m, 11327 m/sec, 1235970 t fired, .

Time elapsed: 795 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 120/858 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 863148 t fired, 5008 attempts, .
102 EF STEQ 120/1345 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 425/1192 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 120/1460 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1290112 m, 10828 m/sec, 1290111 t fired, .

Time elapsed: 800 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 125/853 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 896032 t fired, 5463 attempts, .
102 EF STEQ 125/1340 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 430/1187 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 125/1460 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1346211 m, 11219 m/sec, 1346210 t fired, .

Time elapsed: 805 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 130/848 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 929611 t fired, 5938 attempts, .
102 EF STEQ 130/1335 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 435/1182 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 130/1460 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1401639 m, 11085 m/sec, 1401638 t fired, .

Time elapsed: 810 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 135/843 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 964427 t fired, 6422 attempts, .
102 EF STEQ 135/1330 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 440/1177 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 135/1460 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1447057 m, 9083 m/sec, 1447056 t fired, .

Time elapsed: 815 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 140/838 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1002276 t fired, 6955 attempts, .
102 EF STEQ 140/1325 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 445/1172 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 140/1460 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1496896 m, 9967 m/sec, 1496895 t fired, .

Time elapsed: 820 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 145/833 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1036544 t fired, 7449 attempts, .
102 EF STEQ 145/1320 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 450/1167 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 145/1460 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1547555 m, 10131 m/sec, 1547554 t fired, .

Time elapsed: 825 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 150/828 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1072127 t fired, 7951 attempts, .
102 EF STEQ 150/1315 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 455/1162 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 150/1460 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1603646 m, 11218 m/sec, 1603645 t fired, .

Time elapsed: 830 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 155/823 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1107787 t fired, 8463 attempts, .
102 EF STEQ 155/1310 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 460/1157 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 155/1460 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1657592 m, 10789 m/sec, 1657591 t fired, .

Time elapsed: 835 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 160/818 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1142602 t fired, 8979 attempts, .
102 EF STEQ 160/1305 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 465/1152 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 160/1460 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1713901 m, 11261 m/sec, 1713900 t fired, .

Time elapsed: 840 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 165/813 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1175611 t fired, 9459 attempts, .
102 EF STEQ 165/1300 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 470/1147 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 165/1460 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1772576 m, 11735 m/sec, 1772575 t fired, .

Time elapsed: 845 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 170/808 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1210130 t fired, 9962 attempts, .
102 EF STEQ 170/1295 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 475/1142 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 170/1460 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1826032 m, 10691 m/sec, 1826031 t fired, .

Time elapsed: 850 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 176/803 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1246530 t fired, 10477 attempts, .
102 EF STEQ 176/1290 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 481/1137 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 176/1460 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1877070 m, 10207 m/sec, 1877069 t fired, .

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 181/797 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1282823 t fired, 11017 attempts, .
102 EF STEQ 181/1284 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 486/1131 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 181/1460 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1933164 m, 11218 m/sec, 1933163 t fired, .

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 186/792 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1319255 t fired, 11550 attempts, .
102 EF STEQ 186/1279 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 491/1126 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 186/1460 13/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 1982994 m, 9966 m/sec, 1982993 t fired, .

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 191/787 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1355364 t fired, 12062 attempts, .
102 EF STEQ 191/1274 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 496/1121 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 191/1460 13/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2035485 m, 10498 m/sec, 2035484 t fired, .

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 196/782 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1387395 t fired, 12535 attempts, .
102 EF STEQ 196/1269 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 501/1116 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 196/1460 13/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2092016 m, 11306 m/sec, 2092015 t fired, .

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 201/777 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1420770 t fired, 13019 attempts, .
102 EF STEQ 201/1264 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 506/1111 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 201/1460 14/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2143164 m, 10229 m/sec, 2143163 t fired, .

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 206/772 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1456706 t fired, 13539 attempts, .
102 EF STEQ 206/1259 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 511/1106 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 206/1460 14/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2198566 m, 11080 m/sec, 2198565 t fired, .

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 211/767 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1494003 t fired, 14074 attempts, .
102 EF STEQ 211/1254 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 516/1101 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 211/1460 14/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2250534 m, 10393 m/sec, 2250533 t fired, .

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 216/762 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1527124 t fired, 14572 attempts, .
102 EF STEQ 216/1249 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 521/1096 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 216/1460 15/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2302092 m, 10311 m/sec, 2302091 t fired, .

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 221/757 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1562714 t fired, 15106 attempts, .
102 EF STEQ 221/1244 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 526/1091 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 221/1460 15/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2354772 m, 10536 m/sec, 2354771 t fired, .

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 226/752 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1596681 t fired, 15606 attempts, .
102 EF STEQ 226/1239 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 531/1086 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 226/1460 15/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2406435 m, 10332 m/sec, 2406434 t fired, .

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 231/747 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1631535 t fired, 16123 attempts, .
102 EF STEQ 231/1234 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 536/1081 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 231/1460 16/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2456490 m, 10011 m/sec, 2456489 t fired, .

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 236/742 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1665572 t fired, 16629 attempts, .
102 EF STEQ 236/1229 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 541/1076 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 236/1460 16/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2512217 m, 11145 m/sec, 2512216 t fired, .

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 241/737 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1704622 t fired, 17210 attempts, .
102 EF STEQ 241/1224 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 546/1071 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 241/1460 16/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2562903 m, 10137 m/sec, 2562903 t fired, .

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 246/732 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1741459 t fired, 17754 attempts, .
102 EF STEQ 246/1219 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 551/1066 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 246/1460 17/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2610886 m, 9596 m/sec, 2610885 t fired, .

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 251/727 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1775623 t fired, 18253 attempts, .
102 EF STEQ 251/1214 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 556/1061 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 251/1460 17/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2661965 m, 10215 m/sec, 2661964 t fired, .

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 256/722 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1811405 t fired, 18795 attempts, .
102 EF STEQ 256/1209 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 561/1056 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 256/1460 17/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2712305 m, 10068 m/sec, 2712304 t fired, .

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 261/717 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1846091 t fired, 19308 attempts, .
102 EF STEQ 261/1204 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 566/1051 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 261/1460 18/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2763782 m, 10295 m/sec, 2763781 t fired, .

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 266/712 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1881841 t fired, 19852 attempts, .
102 EF STEQ 266/1199 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 571/1046 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 266/1460 18/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2819094 m, 11062 m/sec, 2819093 t fired, .

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 271/707 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1915387 t fired, 20371 attempts, .
102 EF STEQ 271/1194 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 576/1041 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 271/1460 18/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2874781 m, 11137 m/sec, 2874780 t fired, .

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 276/702 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1950286 t fired, 20904 attempts, .
102 EF STEQ 276/1189 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 581/1036 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 276/1460 19/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2927397 m, 10523 m/sec, 2927396 t fired, .

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 281/697 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 1984702 t fired, 21415 attempts, .
102 EF STEQ 281/1184 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 586/1031 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 281/1460 19/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 2980066 m, 10533 m/sec, 2980065 t fired, .

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 286/692 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2016199 t fired, 21887 attempts, .
102 EF STEQ 286/1179 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 591/1026 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 286/1460 19/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3035882 m, 11163 m/sec, 3035881 t fired, .

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 291/687 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2053157 t fired, 22446 attempts, .
102 EF STEQ 291/1174 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 596/1021 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 291/1460 20/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3091265 m, 11076 m/sec, 3091264 t fired, .

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 296/682 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2089510 t fired, 22992 attempts, .
102 EF STEQ 296/1169 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 601/1016 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 296/1460 20/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3142412 m, 10229 m/sec, 3142411 t fired, .

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 301/677 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2123699 t fired, 23501 attempts, .
102 EF STEQ 301/1164 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 606/1011 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 301/1460 20/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3200079 m, 11533 m/sec, 3200078 t fired, .

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 306/672 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2156773 t fired, 24001 attempts, .
102 EF STEQ 306/1159 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 611/1006 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 306/1460 21/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3254049 m, 10794 m/sec, 3254048 t fired, .

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 311/667 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2191203 t fired, 24530 attempts, .
102 EF STEQ 311/1154 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 616/1001 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 311/1460 21/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3306594 m, 10509 m/sec, 3306593 t fired, .

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 316/662 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2224651 t fired, 25026 attempts, .
102 EF STEQ 316/1149 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 621/996 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 316/1460 21/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3363442 m, 11369 m/sec, 3363441 t fired, .

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 321/657 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2259178 t fired, 25552 attempts, .
102 EF STEQ 321/1144 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 626/991 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 321/1460 22/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3416040 m, 10519 m/sec, 3416039 t fired, .

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 326/652 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2294488 t fired, 26096 attempts, .
102 EF STEQ 326/1139 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 631/986 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 326/1460 22/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3468459 m, 10483 m/sec, 3468458 t fired, .

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 331/647 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2326641 t fired, 26584 attempts, .
102 EF STEQ 331/1134 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 636/981 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 331/1460 22/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3521528 m, 10613 m/sec, 3521527 t fired, .

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 336/642 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2364378 t fired, 27157 attempts, .
102 EF STEQ 336/1129 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 641/976 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 336/1460 23/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3575934 m, 10881 m/sec, 3575933 t fired, .

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 341/637 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2401657 t fired, 27728 attempts, .
102 EF STEQ 341/1124 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 646/971 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 341/1460 23/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3629091 m, 10631 m/sec, 3629090 t fired, .

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 346/632 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2435028 t fired, 28232 attempts, .
102 EF STEQ 346/1119 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 651/966 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 346/1460 23/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3680796 m, 10341 m/sec, 3680795 t fired, .

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 351/627 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2469087 t fired, 28754 attempts, .
102 EF STEQ 351/1114 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 656/961 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 351/1460 24/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3740021 m, 11845 m/sec, 3740020 t fired, .

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 356/622 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2503862 t fired, 29297 attempts, .
102 EF STEQ 356/1109 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 661/956 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 356/1460 24/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3794565 m, 10908 m/sec, 3794564 t fired, .

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 361/617 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2539276 t fired, 29832 attempts, .
102 EF STEQ 361/1104 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 666/951 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 361/1460 24/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3845001 m, 10087 m/sec, 3845000 t fired, .

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 366/612 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2574553 t fired, 30384 attempts, .
102 EF STEQ 366/1099 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 671/946 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 366/1460 25/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3898941 m, 10788 m/sec, 3898940 t fired, .

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 371/607 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2607300 t fired, 30879 attempts, .
102 EF STEQ 371/1094 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 676/941 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 371/1460 25/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 3955080 m, 11227 m/sec, 3955079 t fired, .

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 376/602 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2640776 t fired, 31390 attempts, .
102 EF STEQ 376/1089 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 681/936 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 376/1460 25/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4009737 m, 10931 m/sec, 4009736 t fired, .

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 381/597 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2675913 t fired, 31935 attempts, .
102 EF STEQ 381/1084 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 686/931 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 381/1460 26/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4070261 m, 12104 m/sec, 4070260 t fired, .

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 386/592 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2712555 t fired, 32495 attempts, .
102 EF STEQ 386/1079 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 691/926 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 386/1460 26/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4121220 m, 10191 m/sec, 4121219 t fired, .

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 391/587 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2749158 t fired, 33060 attempts, .
102 EF STEQ 391/1074 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 696/921 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 391/1460 26/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4170594 m, 9874 m/sec, 4170593 t fired, .

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 396/582 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2784076 t fired, 33589 attempts, .
102 EF STEQ 396/1069 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 701/916 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 396/1460 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4223466 m, 10574 m/sec, 4223465 t fired, .

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 401/577 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2818871 t fired, 34126 attempts, .
102 EF STEQ 401/1064 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 706/911 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 401/1460 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4279122 m, 11131 m/sec, 4279121 t fired, .

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 406/572 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2853932 t fired, 34657 attempts, .
102 EF STEQ 406/1059 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 711/906 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 406/1460 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4329956 m, 10166 m/sec, 4329955 t fired, .

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 411/567 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2886878 t fired, 35163 attempts, .
102 EF STEQ 411/1054 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 716/901 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 411/1460 28/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4378696 m, 9748 m/sec, 4378695 t fired, .

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 416/562 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2921011 t fired, 35683 attempts, .
102 EF STEQ 416/1049 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 721/896 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 416/1460 28/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4434121 m, 11085 m/sec, 4434120 t fired, .

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 421/557 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2957222 t fired, 36237 attempts, .
102 EF STEQ 421/1044 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 726/891 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 421/1460 28/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4489365 m, 11048 m/sec, 4489364 t fired, .

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 426/552 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 2989199 t fired, 36736 attempts, .
102 EF STEQ 426/1039 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 731/886 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 426/1460 29/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4546723 m, 11471 m/sec, 4546723 t fired, .

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 431/547 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3021297 t fired, 37232 attempts, .
102 EF STEQ 431/1034 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 736/881 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 431/1460 29/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4600271 m, 10709 m/sec, 4600270 t fired, .

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 436/542 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3053443 t fired, 37733 attempts, .
102 EF STEQ 436/1029 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 741/876 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 436/1460 29/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4655286 m, 11003 m/sec, 4655285 t fired, .

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 441/537 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3085744 t fired, 38244 attempts, .
102 EF STEQ 441/1024 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 746/871 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 441/1460 30/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4704545 m, 9851 m/sec, 4704544 t fired, .

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 446/532 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3121463 t fired, 38793 attempts, .
102 EF STEQ 446/1019 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 751/866 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 446/1460 30/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4761206 m, 11332 m/sec, 4761205 t fired, .

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 451/527 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3158651 t fired, 39364 attempts, .
102 EF STEQ 451/1014 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 756/861 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 451/1460 30/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4814316 m, 10622 m/sec, 4814315 t fired, .

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 456/522 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3197878 t fired, 39964 attempts, .
102 EF STEQ 456/1009 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 761/856 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 456/1460 31/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4867644 m, 10665 m/sec, 4867643 t fired, .

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 461/517 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3232749 t fired, 40509 attempts, .
102 EF STEQ 461/1004 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 766/851 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 461/1460 31/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4922956 m, 11062 m/sec, 4922955 t fired, .

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 466/512 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3269216 t fired, 41070 attempts, .
102 EF STEQ 466/999 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 771/846 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 466/1460 31/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 4975072 m, 10423 m/sec, 4975071 t fired, .

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 471/507 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3305220 t fired, 41622 attempts, .
102 EF STEQ 471/994 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 776/841 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 471/1460 32/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 5026385 m, 10262 m/sec, 5026384 t fired, .

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 476/502 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3341717 t fired, 42188 attempts, .
102 EF STEQ 476/989 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 781/836 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 476/1460 32/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 5081642 m, 11051 m/sec, 5081641 t fired, .

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 2 0 2 0 0 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 481/497 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3375262 t fired, 42708 attempts, .
102 EF STEQ 481/984 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 786/831 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
111 EF EXCL 481/1460 32/32 DoubleLock-PT-p2s2-ReachabilityCardinality-12 5135257 m, 10723 m/sec, 5135256 t fired, .

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 111 (type EXCL) for DoubleLock-PT-p2s2-ReachabilityCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 1 0 2 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 2 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
101 EF FNDP 486/492 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 3411139 t fired, 43270 attempts, .
102 EF STEQ 486/979 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 791/826 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 92 (type EXCL) for 24 DoubleLock-PT-p2s2-ReachabilityCardinality-08
lola: time limit : 2434 sec
lola: memory limit: 32 pages
lola: CANCELED task # 101 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 2 1 0 2 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 1 0 1 1 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 5/2434 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 38330 m, 7666 m/sec, 38329 t fired, .
102 EF STEQ 491/974 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 796/821 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 110 (type SRCH) for 36 DoubleLock-PT-p2s2-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 101 (type FNDP) for DoubleLock-PT-p2s2-ReachabilityCardinality-15
lola: result : unknown
lola: fired transitions : 3444790
lola: tried executions : 43785
lola: time used : 491.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 2 0 2 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 1 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 10/2434 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 79372 m, 8208 m/sec, 79371 t fired, .
102 EF STEQ 496/969 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 801/816 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
110 EF SRCH 5/1214 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 45901 m, 9180 m/sec, 46706 t fired, .

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 2 0 2 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 1 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 15/2434 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 117762 m, 7678 m/sec, 117761 t fired, .
102 EF STEQ 501/964 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
108 EF STEQ 806/811 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 sara is running.
110 EF SRCH 10/1209 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 95900 m, 9999 m/sec, 97590 t fired, .

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 108 (type EQUN) for DoubleLock-PT-p2s2-ReachabilityCardinality-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 2 1 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 2 1 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 20/2434 1/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 157392 m, 7926 m/sec, 157391 t fired, .
102 EF STEQ 506/959 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
110 EF SRCH 15/1204 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 139483 m, 8716 m/sec, 141945 t fired, .

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 104 (type SRCH) for 45 DoubleLock-PT-p2s2-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 108 (type EQUN) for DoubleLock-PT-p2s2-ReachabilityCardinality-12
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 25/2434 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 196725 m, 7866 m/sec, 196724 t fired, .
102 EF STEQ 511/2414 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 5/1207 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 35774 m, 7154 m/sec, 35773 t fired, .
110 EF SRCH 20/1199 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 187847 m, 9672 m/sec, 191165 t fired, .

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 30/2434 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 237222 m, 8099 m/sec, 237221 t fired, .
102 EF STEQ 516/2409 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 10/1202 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 72563 m, 7357 m/sec, 72562 t fired, .
110 EF SRCH 25/1194 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 229687 m, 8368 m/sec, 233745 t fired, .

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 35/2434 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 277659 m, 8087 m/sec, 277658 t fired, .
102 EF STEQ 521/2404 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 15/1197 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 108492 m, 7185 m/sec, 108491 t fired, .
110 EF SRCH 30/1189 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 278249 m, 9712 m/sec, 283167 t fired, .

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 40/2434 2/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 317546 m, 7977 m/sec, 317545 t fired, .
102 EF STEQ 526/2399 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 20/1192 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 143767 m, 7055 m/sec, 143766 t fired, .
110 EF SRCH 35/1184 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 326642 m, 9678 m/sec, 332417 t fired, .

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 45/2434 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 355706 m, 7632 m/sec, 355705 t fired, .
102 EF STEQ 531/2394 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 25/1187 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 179035 m, 7053 m/sec, 179034 t fired, .
110 EF SRCH 40/1179 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 374013 m, 9474 m/sec, 380626 t fired, .

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 50/2434 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 392151 m, 7289 m/sec, 392150 t fired, .
102 EF STEQ 536/2389 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 30/1182 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 217877 m, 7768 m/sec, 217876 t fired, .
110 EF SRCH 45/1174 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 426387 m, 10474 m/sec, 433927 t fired, .

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 55/2434 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 433562 m, 8282 m/sec, 433561 t fired, .
102 EF STEQ 541/2384 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 35/1177 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 252761 m, 6976 m/sec, 252760 t fired, .
110 EF SRCH 50/1169 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 477075 m, 10137 m/sec, 485512 t fired, .

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 60/2434 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 473712 m, 8030 m/sec, 473711 t fired, .
102 EF STEQ 546/2379 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 40/1172 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 289549 m, 7357 m/sec, 289548 t fired, .
110 EF SRCH 55/1164 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 527474 m, 10079 m/sec, 536803 t fired, .

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 65/2434 3/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 509752 m, 7208 m/sec, 509751 t fired, .
102 EF STEQ 551/2374 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 45/1167 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 327224 m, 7535 m/sec, 327223 t fired, .
110 EF SRCH 60/1159 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 577865 m, 10078 m/sec, 588086 t fired, .

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 70/2434 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 550955 m, 8240 m/sec, 550954 t fired, .
102 EF STEQ 556/2369 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 50/1162 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 362984 m, 7152 m/sec, 362983 t fired, .
110 EF SRCH 65/1154 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 629012 m, 10229 m/sec, 640138 t fired, .

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 75/2434 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 591905 m, 8190 m/sec, 591904 t fired, .
102 EF STEQ 561/2364 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 55/1157 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 400570 m, 7517 m/sec, 400569 t fired, .
110 EF SRCH 70/1149 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 674182 m, 9034 m/sec, 686107 t fired, .

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 80/2434 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 630071 m, 7633 m/sec, 630070 t fired, .
102 EF STEQ 566/2359 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 60/1152 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 434372 m, 6760 m/sec, 434371 t fired, .
110 EF SRCH 75/1144 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 727721 m, 10707 m/sec, 740594 t fired, .

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 85/2434 4/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 665597 m, 7105 m/sec, 665596 t fired, .
102 EF STEQ 571/2354 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 65/1147 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 472377 m, 7601 m/sec, 472376 t fired, .
110 EF SRCH 80/1139 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 778759 m, 10207 m/sec, 792535 t fired, .

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 90/2434 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 704710 m, 7822 m/sec, 704709 t fired, .
102 EF STEQ 576/2349 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 70/1142 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 509678 m, 7460 m/sec, 509677 t fired, .
110 EF SRCH 85/1134 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 827548 m, 9757 m/sec, 842188 t fired, .

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 95/2434 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 741571 m, 7372 m/sec, 741570 t fired, .
102 EF STEQ 581/2344 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 75/1137 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 549192 m, 7902 m/sec, 549191 t fired, .
110 EF SRCH 90/1129 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 875482 m, 9586 m/sec, 890970 t fired, .

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 1 0 3 0 1 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 100/2434 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 778356 m, 7357 m/sec, 778355 t fired, .
102 EF STEQ 586/2339 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 80/1132 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 586946 m, 7550 m/sec, 586945 t fired, .
110 EF SRCH 95/1124 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 926764 m, 10256 m/sec, 943160 t fired, .

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 110 (type SRCH) for DoubleLock-PT-p2s2-ReachabilityCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 1 0 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 105/2434 5/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 824015 m, 9131 m/sec, 824014 t fired, .
102 EF STEQ 591/2334 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 85/1127 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 629847 m, 8580 m/sec, 629846 t fired, .

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 112 (type SRCH) for 36 DoubleLock-PT-p2s2-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 110/2434 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 862317 m, 7660 m/sec, 862316 t fired, .
102 EF STEQ 596/2329 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 90/2329 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 662876 m, 6605 m/sec, 662875 t fired, .
112 EF SRCH 5/1164 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 36414 m, 7282 m/sec, 36414 t fired, .

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 115/2434 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 901395 m, 7815 m/sec, 901394 t fired, .
102 EF STEQ 601/2324 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 95/2324 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 698477 m, 7120 m/sec, 698476 t fired, .
112 EF SRCH 10/1159 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 71707 m, 7058 m/sec, 71706 t fired, .

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 120/2434 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 939975 m, 7716 m/sec, 939974 t fired, .
102 EF STEQ 606/2319 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 100/2319 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 732311 m, 6766 m/sec, 732310 t fired, .
112 EF SRCH 15/1154 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 106206 m, 6899 m/sec, 106205 t fired, .

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 125/2434 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 977460 m, 7497 m/sec, 977459 t fired, .
102 EF STEQ 611/2314 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 105/2314 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 769742 m, 7486 m/sec, 769741 t fired, .
112 EF SRCH 20/1149 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 141346 m, 7028 m/sec, 141345 t fired, .

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 2 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 130/2434 6/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1016850 m, 7878 m/sec, 1016849 t fired, .
102 EF STEQ 616/2309 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
104 EF SRCH 110/2309 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 807594 m, 7570 m/sec, 807593 t fired, .
112 EF SRCH 25/1144 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 178103 m, 7351 m/sec, 178102 t fired, .

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 104 (type SRCH) for DoubleLock-PT-p2s2-ReachabilityCardinality-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 1 1 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 135/2434 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1060137 m, 8657 m/sec, 1060136 t fired, .
102 EF STEQ 621/2304 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
112 EF SRCH 30/1139 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 217743 m, 7928 m/sec, 217742 t fired, .

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 106 (type SRCH) for 45 DoubleLock-PT-p2s2-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 140/2434 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1100327 m, 8038 m/sec, 1100326 t fired, .
102 EF STEQ 626/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 5/2299 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 35724 m, 7144 m/sec, 39687 t fired, .
112 EF SRCH 35/2329 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 254299 m, 7311 m/sec, 254298 t fired, .

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 145/2434 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1138350 m, 7604 m/sec, 1138349 t fired, .
102 EF STEQ 631/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 10/2299 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 73299 m, 7515 m/sec, 81436 t fired, .
112 EF SRCH 40/2329 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 286833 m, 6506 m/sec, 286832 t fired, .

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 150/2434 7/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1174534 m, 7236 m/sec, 1174534 t fired, .
102 EF STEQ 636/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 15/2299 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 111315 m, 7603 m/sec, 123676 t fired, .
112 EF SRCH 45/2329 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 321004 m, 6834 m/sec, 321003 t fired, .

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 155/2434 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1213932 m, 7879 m/sec, 1213931 t fired, .
102 EF STEQ 641/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 20/2299 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 148336 m, 7404 m/sec, 164812 t fired, .
112 EF SRCH 50/2329 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 355104 m, 6820 m/sec, 355103 t fired, .

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 160/2434 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1251086 m, 7430 m/sec, 1251085 t fired, .
102 EF STEQ 646/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 25/2299 1/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 185937 m, 7520 m/sec, 206590 t fired, .
112 EF SRCH 55/2329 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 390240 m, 7027 m/sec, 390239 t fired, .

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 165/2434 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1286390 m, 7060 m/sec, 1286389 t fired, .
102 EF STEQ 651/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 30/2299 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 223915 m, 7595 m/sec, 248788 t fired, .
112 EF SRCH 60/2329 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 427734 m, 7498 m/sec, 427733 t fired, .

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 170/2434 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1325081 m, 7738 m/sec, 1325080 t fired, .
102 EF STEQ 656/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 35/2299 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 261321 m, 7481 m/sec, 290350 t fired, .
112 EF SRCH 65/2329 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 462759 m, 7005 m/sec, 462758 t fired, .

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 175/2434 8/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1362221 m, 7428 m/sec, 1362220 t fired, .
102 EF STEQ 661/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 40/2299 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 299931 m, 7722 m/sec, 333250 t fired, .
112 EF SRCH 70/2329 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 497625 m, 6973 m/sec, 497624 t fired, .

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 180/2434 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1401176 m, 7791 m/sec, 1401175 t fired, .
102 EF STEQ 666/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 45/2299 2/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 336340 m, 7281 m/sec, 373705 t fired, .
112 EF SRCH 75/2329 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 534573 m, 7389 m/sec, 534573 t fired, .

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 185/2434 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1438224 m, 7409 m/sec, 1438223 t fired, .
102 EF STEQ 671/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 50/2299 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 375164 m, 7764 m/sec, 416843 t fired, .
112 EF SRCH 80/2329 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 569679 m, 7021 m/sec, 569678 t fired, .

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 190/2434 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1474606 m, 7276 m/sec, 1474605 t fired, .
102 EF STEQ 676/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 55/2299 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 413547 m, 7676 m/sec, 459490 t fired, .
112 EF SRCH 85/2329 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 603251 m, 6714 m/sec, 603250 t fired, .

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 195/2434 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1510261 m, 7131 m/sec, 1510260 t fired, .
102 EF STEQ 681/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 60/2299 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 448645 m, 7019 m/sec, 498488 t fired, .
112 EF SRCH 90/2329 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 641699 m, 7689 m/sec, 641698 t fired, .

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 200/2434 9/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1551125 m, 8172 m/sec, 1551124 t fired, .
102 EF STEQ 686/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 65/2299 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 486513 m, 7573 m/sec, 540564 t fired, .
112 EF SRCH 95/2329 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 679447 m, 7549 m/sec, 679446 t fired, .

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 205/2434 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1588374 m, 7449 m/sec, 1588373 t fired, .
102 EF STEQ 691/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 70/2299 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 519955 m, 6688 m/sec, 577721 t fired, .
112 EF SRCH 100/2329 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 716651 m, 7440 m/sec, 716650 t fired, .

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 210/2434 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1624982 m, 7321 m/sec, 1624981 t fired, .
102 EF STEQ 696/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 75/2299 3/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 556987 m, 7406 m/sec, 618868 t fired, .
112 EF SRCH 105/2329 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 754172 m, 7504 m/sec, 754171 t fired, .

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 215/2434 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1661431 m, 7289 m/sec, 1661430 t fired, .
102 EF STEQ 701/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 80/2299 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 595262 m, 7655 m/sec, 661395 t fired, .
112 EF SRCH 110/2329 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 790194 m, 7204 m/sec, 790193 t fired, .

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 220/2434 10/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1699896 m, 7693 m/sec, 1699895 t fired, .
102 EF STEQ 706/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 85/2299 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 633210 m, 7589 m/sec, 703560 t fired, .
112 EF SRCH 115/2329 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 825635 m, 7088 m/sec, 825634 t fired, .

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 225/2434 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1736576 m, 7336 m/sec, 1736575 t fired, .
102 EF STEQ 711/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 90/2299 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 670864 m, 7530 m/sec, 745398 t fired, .
112 EF SRCH 120/2329 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 859694 m, 6811 m/sec, 859693 t fired, .

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 230/2434 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1776570 m, 7998 m/sec, 1776569 t fired, .
102 EF STEQ 716/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 95/2299 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 710185 m, 7864 m/sec, 789088 t fired, .
112 EF SRCH 125/2329 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 892792 m, 6619 m/sec, 892791 t fired, .

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 235/2434 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1810884 m, 6862 m/sec, 1810883 t fired, .
102 EF STEQ 721/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 100/2299 4/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 744663 m, 6895 m/sec, 827397 t fired, .
112 EF SRCH 130/2329 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-12 927972 m, 7036 m/sec, 927971 t fired, .

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 112 (type SRCH) for DoubleLock-PT-p2s2-ReachabilityCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 240/2434 11/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1853217 m, 8466 m/sec, 1853216 t fired, .
102 EF STEQ 726/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 105/2299 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 786356 m, 8338 m/sec, 873722 t fired, .

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 245/2434 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1899965 m, 9349 m/sec, 1899964 t fired, .
102 EF STEQ 731/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 110/2299 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 826247 m, 7978 m/sec, 918045 t fired, .

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 250/2434 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1941885 m, 8384 m/sec, 1941884 t fired, .
102 EF STEQ 736/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 115/2299 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 865149 m, 7780 m/sec, 961271 t fired, .

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 2 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 255/2434 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 1983911 m, 8405 m/sec, 1983910 t fired, .
102 EF STEQ 741/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.
106 EF SRCH 120/2299 5/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 905591 m, 8088 m/sec, 1006205 t fired, .

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 106 (type SRCH) for DoubleLock-PT-p2s2-ReachabilityCardinality-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 260/2434 12/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2033991 m, 10016 m/sec, 2033990 t fired, .
102 EF STEQ 746/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 265/2434 13/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2092387 m, 11679 m/sec, 2092386 t fired, .
102 EF STEQ 751/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 270/2434 13/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2150957 m, 11714 m/sec, 2150956 t fired, .
102 EF STEQ 756/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 275/2434 13/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2209667 m, 11742 m/sec, 2209666 t fired, .
102 EF STEQ 761/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 280/2434 14/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2267597 m, 11586 m/sec, 2267596 t fired, .
102 EF STEQ 766/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 285/2434 14/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2316005 m, 9681 m/sec, 2316004 t fired, .
102 EF STEQ 771/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 290/2434 14/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2374792 m, 11757 m/sec, 2374791 t fired, .
102 EF STEQ 776/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 295/2434 15/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2430361 m, 11113 m/sec, 2430360 t fired, .
102 EF STEQ 781/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 300/2434 15/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2489002 m, 11728 m/sec, 2489001 t fired, .
102 EF STEQ 786/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 305/2434 15/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2547864 m, 11772 m/sec, 2547863 t fired, .
102 EF STEQ 791/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 310/2434 16/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2606010 m, 11629 m/sec, 2606009 t fired, .
102 EF STEQ 796/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 315/2434 16/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2662647 m, 11327 m/sec, 2662646 t fired, .
102 EF STEQ 801/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 320/2434 16/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2720381 m, 11546 m/sec, 2720380 t fired, .
102 EF STEQ 806/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 325/2434 17/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2778797 m, 11683 m/sec, 2778796 t fired, .
102 EF STEQ 811/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 330/2434 17/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2837409 m, 11722 m/sec, 2837408 t fired, .
102 EF STEQ 816/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 335/2434 17/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2895556 m, 11629 m/sec, 2895555 t fired, .
102 EF STEQ 821/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 340/2434 18/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 2952510 m, 11390 m/sec, 2952509 t fired, .
102 EF STEQ 826/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 345/2434 18/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3009630 m, 11424 m/sec, 3009629 t fired, .
102 EF STEQ 831/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 350/2434 18/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3067494 m, 11572 m/sec, 3067493 t fired, .
102 EF STEQ 836/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 355/2434 19/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3125876 m, 11676 m/sec, 3125875 t fired, .
102 EF STEQ 841/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 360/2434 19/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3184286 m, 11682 m/sec, 3184285 t fired, .
102 EF STEQ 846/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 365/2434 19/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3242801 m, 11703 m/sec, 3242800 t fired, .
102 EF STEQ 851/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 370/2434 20/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3300966 m, 11633 m/sec, 3300965 t fired, .
102 EF STEQ 856/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 375/2434 20/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3359552 m, 11717 m/sec, 3359551 t fired, .
102 EF STEQ 861/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 380/2434 20/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3417810 m, 11651 m/sec, 3417809 t fired, .
102 EF STEQ 866/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 385/2434 21/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3475246 m, 11487 m/sec, 3475245 t fired, .
102 EF STEQ 871/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 390/2434 21/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3533445 m, 11639 m/sec, 3533444 t fired, .
102 EF STEQ 876/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 395/2434 21/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3591140 m, 11539 m/sec, 3591139 t fired, .
102 EF STEQ 881/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 400/2434 22/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3649317 m, 11635 m/sec, 3649316 t fired, .
102 EF STEQ 886/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 405/2434 22/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3707955 m, 11727 m/sec, 3707954 t fired, .
102 EF STEQ 891/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 410/2434 22/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3766547 m, 11718 m/sec, 3766546 t fired, .
102 EF STEQ 896/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 415/2434 23/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3825105 m, 11711 m/sec, 3825104 t fired, .
102 EF STEQ 901/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 420/2434 23/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3883802 m, 11739 m/sec, 3883801 t fired, .
102 EF STEQ 906/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 425/2434 23/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 3942337 m, 11707 m/sec, 3942336 t fired, .
102 EF STEQ 911/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 430/2434 24/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4001062 m, 11745 m/sec, 4001061 t fired, .
102 EF STEQ 916/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 435/2434 24/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4059812 m, 11750 m/sec, 4059811 t fired, .
102 EF STEQ 921/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 440/2434 24/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4118556 m, 11748 m/sec, 4118555 t fired, .
102 EF STEQ 926/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 445/2434 25/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4174727 m, 11234 m/sec, 4174726 t fired, .
102 EF STEQ 931/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 450/2434 25/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4231821 m, 11418 m/sec, 4231820 t fired, .
102 EF STEQ 936/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 455/2434 25/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4290425 m, 11720 m/sec, 4290424 t fired, .
102 EF STEQ 941/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 460/2434 26/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4347930 m, 11501 m/sec, 4347929 t fired, .
102 EF STEQ 946/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 465/2434 26/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4406460 m, 11706 m/sec, 4406459 t fired, .
102 EF STEQ 951/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 470/2434 26/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4464990 m, 11706 m/sec, 4464989 t fired, .
102 EF STEQ 956/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 475/2434 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4523447 m, 11691 m/sec, 4523446 t fired, .
102 EF STEQ 961/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 480/2434 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4581834 m, 11677 m/sec, 4581833 t fired, .
102 EF STEQ 966/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 485/2434 27/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4640366 m, 11706 m/sec, 4640365 t fired, .
102 EF STEQ 971/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 490/2434 28/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4698225 m, 11571 m/sec, 4698224 t fired, .
102 EF STEQ 976/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 495/2434 28/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4756611 m, 11677 m/sec, 4756610 t fired, .
102 EF STEQ 981/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 500/2434 28/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4813460 m, 11369 m/sec, 4813459 t fired, .
102 EF STEQ 986/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 505/2434 29/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4871507 m, 11609 m/sec, 4871506 t fired, .
102 EF STEQ 991/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 510/2434 29/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4930479 m, 11794 m/sec, 4930478 t fired, .
102 EF STEQ 996/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 515/2434 29/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 4989287 m, 11761 m/sec, 4989286 t fired, .
102 EF STEQ 1001/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 520/2434 30/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 5046587 m, 11460 m/sec, 5046586 t fired, .
102 EF STEQ 1006/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 525/2434 30/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 5105182 m, 11719 m/sec, 5105181 t fired, .
102 EF STEQ 1011/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 530/2434 30/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 5160607 m, 11085 m/sec, 5160606 t fired, .
102 EF STEQ 1016/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 535/2434 31/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 5218616 m, 11601 m/sec, 5218615 t fired, .
102 EF STEQ 1021/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 540/2434 31/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 5275494 m, 11375 m/sec, 5275493 t fired, .
102 EF STEQ 1026/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 545/2434 31/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 5327217 m, 10344 m/sec, 5327216 t fired, .
102 EF STEQ 1031/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 550/2434 32/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 5382827 m, 11122 m/sec, 5382826 t fired, .
102 EF STEQ 1036/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 555/2434 32/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 5438685 m, 11171 m/sec, 5438684 t fired, .
102 EF STEQ 1041/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 1 0 3 0 2 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF EXCL 560/2434 32/32 DoubleLock-PT-p2s2-ReachabilityCardinality-08 5497179 m, 11698 m/sec, 5497178 t fired, .
102 EF STEQ 1046/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 92 (type EXCL) for DoubleLock-PT-p2s2-ReachabilityCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1051/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1056/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1061/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1066/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1071/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1076/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1081/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1086/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1091/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1096/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1101/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1106/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1111/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1116/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1121/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
102 EF STEQ 1126/2920 0/5 DoubleLock-PT-p2s2-ReachabilityCardinality-15 sara is running.

Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleLock-PT-p2s2-ReachabilityCardinality-00: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-01: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-02: AG false tandem / insertion
DoubleLock-PT-p2s2-ReachabilityCardinality-03: INITIAL true preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-04: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-05: AG true state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-06: INITIAL false preprocessing
DoubleLock-PT-p2s2-ReachabilityCardinality-07: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-09: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-10: EF false state equation
DoubleLock-PT-p2s2-ReachabilityCardinality-11: EF true findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-13: AG false findpath
DoubleLock-PT-p2s2-ReachabilityCardinality-14: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleLock-PT-p2s2-ReachabilityCardinality-08: AG 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-12: EF 0 0 0 0 3 0 3 0
DoubleLock-PT-p2s2-ReachabilityCardinality-15: EF 0 0 1 0 2 0 3 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed