About the Execution of LoLA for DoubleExponent-PT-004
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6917.084 | 3600000.00 | 3771775.00 | 11446.80 | FF?TTF?FF?TT??TT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r134-smll-167819412700466.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DoubleExponent-PT-004, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r134-smll-167819412700466
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 7.6K Feb 26 13:29 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 26 13:29 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Feb 26 13:28 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 26 13:28 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:01 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:01 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:01 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:01 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.6K Feb 26 13:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 26 13:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Feb 26 13:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Feb 26 13:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:01 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:01 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 67K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-00
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-01
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-02
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-03
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-04
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-05
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-06
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-07
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-08
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-09
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-10
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-11
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-12
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-13
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-14
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678429979290
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DoubleExponent-PT-004
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DoubleExponent-PT-004
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DoubleExponent-PT-004-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 9295664 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16167464 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 DoubleExponent-PT-004-CTLFireability-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for DoubleExponent-PT-004-CTLFireability-03
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 7 (type EXCL) for 6 DoubleExponent-PT-004-CTLFireability-02
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type FNDP) for 43 DoubleExponent-PT-004-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 43 DoubleExponent-PT-004-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SRCH) for 43 DoubleExponent-PT-004-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 55 (type SRCH) for DoubleExponent-PT-004-CTLFireability-13
lola: result : unknown
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
sara: try reading problem file /home/mcc/execution/CTLFireability-53.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
sara: warning, failure of lp_solve (at job 4)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 2 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/225 5/32 DoubleExponent-PT-004-CTLFireability-02 896889 m, 179377 m/sec, 1809248 t fired, .
52 EF FNDP 5/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1819953 t fired, 186243 attempts, .
53 EF STEQ 5/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 sara is running.
Time elapsed: 5 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 2 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/225 10/32 DoubleExponent-PT-004-CTLFireability-02 1866689 m, 193960 m/sec, 3762780 t fired, .
52 EF FNDP 10/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 3851840 t fired, 394533 attempts, .
53 EF STEQ 10/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 sara is running.
Time elapsed: 10 secs. Pages in use: 10
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 53 (type EQUN) for DoubleExponent-PT-004-CTLFireability-13
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/225 17/32 DoubleExponent-PT-004-CTLFireability-02 3085797 m, 243821 m/sec, 5509009 t fired, .
52 EF FNDP 15/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 5891150 t fired, 603435 attempts, .
Time elapsed: 15 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/225 24/32 DoubleExponent-PT-004-CTLFireability-02 4619511 m, 306742 m/sec, 7042723 t fired, .
52 EF FNDP 20/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 7775032 t fired, 796490 attempts, .
Time elapsed: 20 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/225 31/32 DoubleExponent-PT-004-CTLFireability-02 6139662 m, 304030 m/sec, 8562874 t fired, .
52 EF FNDP 25/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 9832792 t fired, 1007606 attempts, .
Time elapsed: 25 secs. Pages in use: 31
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DoubleExponent-PT-004-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 30/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 11797394 t fired, 1209275 attempts, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 DoubleExponent-PT-004-CTLFireability-12
lola: time limit : 238 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/238 9/32 DoubleExponent-PT-004-CTLFireability-12 1547123 m, 309424 m/sec, 1547122 t fired, .
52 EF FNDP 35/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 13853695 t fired, 1419743 attempts, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/238 17/32 DoubleExponent-PT-004-CTLFireability-12 3129072 m, 316389 m/sec, 3129071 t fired, .
52 EF FNDP 40/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 15903257 t fired, 1629987 attempts, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/238 24/32 DoubleExponent-PT-004-CTLFireability-12 4634261 m, 301037 m/sec, 4634260 t fired, .
52 EF FNDP 45/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 17869331 t fired, 1831707 attempts, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/238 31/32 DoubleExponent-PT-004-CTLFireability-12 6122088 m, 297565 m/sec, 6122088 t fired, .
52 EF FNDP 50/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 19926666 t fired, 2042474 attempts, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DoubleExponent-PT-004-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 55/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 21895398 t fired, 2244505 attempts, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 33 DoubleExponent-PT-004-CTLFireability-11
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for DoubleExponent-PT-004-CTLFireability-11
lola: result : true
lola: markings : 36
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 33 DoubleExponent-PT-004-CTLFireability-11
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for DoubleExponent-PT-004-CTLFireability-11
lola: result : true
lola: markings : 69
lola: fired transitions : 68
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 DoubleExponent-PT-004-CTLFireability-09
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/295 9/32 DoubleExponent-PT-004-CTLFireability-09 1555392 m, 311078 m/sec, 1591062 t fired, .
52 EF FNDP 60/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 23952037 t fired, 2455253 attempts, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/295 17/32 DoubleExponent-PT-004-CTLFireability-09 3135299 m, 315981 m/sec, 3207125 t fired, .
52 EF FNDP 65/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 25991979 t fired, 2664283 attempts, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/295 24/32 DoubleExponent-PT-004-CTLFireability-09 4663881 m, 305716 m/sec, 4770717 t fired, .
52 EF FNDP 70/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 27876237 t fired, 2858001 attempts, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/295 31/32 DoubleExponent-PT-004-CTLFireability-09 6128389 m, 292901 m/sec, 6268780 t fired, .
52 EF FNDP 75/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 29785271 t fired, 3053522 attempts, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for DoubleExponent-PT-004-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 80/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 31837468 t fired, 3263848 attempts, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 DoubleExponent-PT-004-CTLFireability-07
lola: time limit : 320 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DoubleExponent-PT-004-CTLFireability-07
lola: result : false
lola: markings : 857
lola: fired transitions : 1738
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 DoubleExponent-PT-004-CTLFireability-06
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/352 11/32 DoubleExponent-PT-004-CTLFireability-06 1966558 m, 393311 m/sec, 1966557 t fired, .
52 EF FNDP 85/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 33872637 t fired, 3472283 attempts, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/352 20/32 DoubleExponent-PT-004-CTLFireability-06 3741258 m, 354940 m/sec, 3741258 t fired, .
52 EF FNDP 90/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 35913261 t fired, 3681484 attempts, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/352 28/32 DoubleExponent-PT-004-CTLFireability-06 5532771 m, 358302 m/sec, 5532771 t fired, .
52 EF FNDP 95/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 37948909 t fired, 3890226 attempts, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for DoubleExponent-PT-004-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 100/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 39991672 t fired, 4099725 attempts, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 DoubleExponent-PT-004-CTLFireability-05
lola: time limit : 388 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DoubleExponent-PT-004-CTLFireability-05
lola: result : false
lola: markings : 25
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DoubleExponent-PT-004-CTLFireability-04
lola: time limit : 437 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DoubleExponent-PT-004-CTLFireability-04
lola: result : true
lola: markings : 25
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DoubleExponent-PT-004-CTLFireability-00
lola: time limit : 500 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/500 11/32 DoubleExponent-PT-004-CTLFireability-00 1987469 m, 397493 m/sec, 1987470 t fired, .
52 EF FNDP 105/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 42023648 t fired, 4307710 attempts, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 1 1 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/500 20/32 DoubleExponent-PT-004-CTLFireability-00 3874567 m, 377419 m/sec, 3874568 t fired, .
52 EF FNDP 110/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 44056820 t fired, 4515880 attempts, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for DoubleExponent-PT-004-CTLFireability-00
lola: result : false
lola: markings : 4786241
lola: fired transitions : 4786241
lola: time used : 13.000000
lola: memory pages used : 25
lola: LAUNCH task # 54 (type EXCL) for 43 DoubleExponent-PT-004-CTLFireability-13
lola: time limit : 581 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 2 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 115/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 46095339 t fired, 4725050 attempts, .
54 EF EXCL 2/581 3/32 DoubleExponent-PT-004-CTLFireability-13 733295 m, 146659 m/sec, 733294 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 2 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 120/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 48032612 t fired, 4923273 attempts, .
54 EF EXCL 7/581 10/32 DoubleExponent-PT-004-CTLFireability-13 2482877 m, 349916 m/sec, 2482877 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 2 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 125/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 49960940 t fired, 5121124 attempts, .
54 EF EXCL 12/581 16/32 DoubleExponent-PT-004-CTLFireability-13 4123996 m, 328223 m/sec, 4123995 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 2 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 130/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 52009401 t fired, 5331484 attempts, .
54 EF EXCL 17/581 22/32 DoubleExponent-PT-004-CTLFireability-13 5839138 m, 343028 m/sec, 5839138 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 2 0 3 0 0 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 135/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 54050448 t fired, 5540395 attempts, .
54 EF EXCL 22/581 28/32 DoubleExponent-PT-004-CTLFireability-13 7519059 m, 335984 m/sec, 7519059 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for DoubleExponent-PT-004-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-01: F 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-10: EU 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
DoubleExponent-PT-004-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 140/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 56091695 t fired, 5749678 attempts, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 3 DoubleExponent-PT-004-CTLFireability-01
lola: time limit : 692 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for DoubleExponent-PT-004-CTLFireability-01
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 DoubleExponent-PT-004-CTLFireability-10
lola: time limit : 865 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for DoubleExponent-PT-004-CTLFireability-10
lola: result : true
lola: markings : 2116
lola: fired transitions : 2115
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 DoubleExponent-PT-004-CTLFireability-14
lola: time limit : 1153 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DoubleExponent-PT-004-CTLFireability-14
lola: result : true
lola: markings : 509
lola: fired transitions : 517
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 DoubleExponent-PT-004-CTLFireability-08
lola: time limit : 1730 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/1730 5/32 DoubleExponent-PT-004-CTLFireability-08 862642 m, 172528 m/sec, 3295462 t fired, .
52 EF FNDP 145/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 58139334 t fired, 5959730 attempts, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/1730 8/32 DoubleExponent-PT-004-CTLFireability-08 1715077 m, 170487 m/sec, 6552017 t fired, .
52 EF FNDP 150/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 60182639 t fired, 6168880 attempts, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/1730 12/32 DoubleExponent-PT-004-CTLFireability-08 2508447 m, 158674 m/sec, 9582834 t fired, .
52 EF FNDP 155/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 62229180 t fired, 6378727 attempts, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 25 (type EXCL) for DoubleExponent-PT-004-CTLFireability-08
lola: result : false
lola: markings : 2828196
lola: fired transitions : 10804265
lola: time used : 17.000000
lola: memory pages used : 13
lola: LAUNCH task # 50 (type EXCL) for 49 DoubleExponent-PT-004-CTLFireability-15
lola: time limit : 3443 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
DoubleExponent-PT-004-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 3/3443 5/32 DoubleExponent-PT-004-CTLFireability-15 974969 m, 194993 m/sec, 1959372 t fired, .
52 EF FNDP 160/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 64273063 t fired, 6588054 attempts, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 50 (type EXCL) for DoubleExponent-PT-004-CTLFireability-15
lola: result : true
lola: markings : 1441076
lola: fired transitions : 2896042
lola: time used : 5.000000
lola: memory pages used : 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 165/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 66323351 t fired, 6798158 attempts, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 170/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 68293621 t fired, 6999951 attempts, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 175/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 70351514 t fired, 7211072 attempts, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 180/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 72409347 t fired, 7422179 attempts, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 185/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 74467625 t fired, 7633390 attempts, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 190/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 76526262 t fired, 7844290 attempts, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 195/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 78584363 t fired, 8055299 attempts, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 200/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 80643541 t fired, 8266449 attempts, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 205/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 82612161 t fired, 8468543 attempts, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 210/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 84671129 t fired, 8679578 attempts, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 215/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 86728159 t fired, 8890223 attempts, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 220/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 88698425 t fired, 9092581 attempts, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 225/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 90757755 t fired, 9303570 attempts, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 230/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 92815772 t fired, 9514678 attempts, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 235/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 94873395 t fired, 9725469 attempts, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 240/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 96842370 t fired, 9927305 attempts, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 245/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 98902124 t fired, 10138104 attempts, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 250/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 100962792 t fired, 10349833 attempts, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 255/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 103021229 t fired, 10560664 attempts, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 260/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 105079377 t fired, 10771781 attempts, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 265/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 107138459 t fired, 10982818 attempts, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 270/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 109198372 t fired, 11194293 attempts, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 275/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 111257477 t fired, 11405454 attempts, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 280/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 113290886 t fired, 11613870 attempts, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 285/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 115299681 t fired, 11819785 attempts, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 290/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 117233911 t fired, 12017971 attempts, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 295/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 119161903 t fired, 12215715 attempts, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 300/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 121194054 t fired, 12424102 attempts, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 305/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 123222344 t fired, 12631583 attempts, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 310/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 125244505 t fired, 12838766 attempts, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 315/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 127289049 t fired, 13048797 attempts, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 320/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 129336280 t fired, 13258830 attempts, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 325/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 131390270 t fired, 13469359 attempts, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 330/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 133443675 t fired, 13679905 attempts, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 335/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 135496494 t fired, 13890126 attempts, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 340/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 137549496 t fired, 14100861 attempts, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 345/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 139600430 t fired, 14311185 attempts, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 350/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 141652532 t fired, 14521640 attempts, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 355/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 143704563 t fired, 14731950 attempts, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 360/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 145758314 t fired, 14942442 attempts, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 365/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 147813013 t fired, 15152836 attempts, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 370/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 149866540 t fired, 15363378 attempts, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 375/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 151921810 t fired, 15573874 attempts, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 380/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 153978931 t fired, 15784917 attempts, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 385/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 156033626 t fired, 15995585 attempts, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 390/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 158089945 t fired, 16206435 attempts, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 395/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 160146607 t fired, 16417425 attempts, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 400/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 162204329 t fired, 16628211 attempts, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 405/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 164261392 t fired, 16839415 attempts, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 410/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 166317561 t fired, 17050284 attempts, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 415/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 168374856 t fired, 17261473 attempts, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 420/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 170432582 t fired, 17472562 attempts, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 425/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 172488164 t fired, 17683542 attempts, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 430/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 174545436 t fired, 17894638 attempts, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 435/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 176602699 t fired, 18105641 attempts, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 440/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 178660007 t fired, 18316739 attempts, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 445/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 180715346 t fired, 18527745 attempts, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 450/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 182770234 t fired, 18738553 attempts, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 455/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 184825215 t fired, 18949213 attempts, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 460/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 186880850 t fired, 19160084 attempts, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 465/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 188936292 t fired, 19371152 attempts, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 470/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 190991981 t fired, 19581817 attempts, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 475/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 193048779 t fired, 19792474 attempts, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 480/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 195107281 t fired, 20003585 attempts, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 485/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 197164815 t fired, 20214415 attempts, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 490/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 199223370 t fired, 20425369 attempts, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 495/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 201282612 t fired, 20636474 attempts, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 500/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 203344021 t fired, 20847553 attempts, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 505/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 205402140 t fired, 21058627 attempts, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 510/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 207460265 t fired, 21269452 attempts, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 515/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 209514524 t fired, 21480116 attempts, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 520/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 211569079 t fired, 21690730 attempts, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 525/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 213626075 t fired, 21901828 attempts, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 530/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 215683235 t fired, 22112783 attempts, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 535/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 217737938 t fired, 22323417 attempts, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 540/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 219793686 t fired, 22534338 attempts, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 545/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 221848941 t fired, 22745060 attempts, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 550/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 223904497 t fired, 22955811 attempts, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 555/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 225959664 t fired, 23166814 attempts, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 560/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 228017481 t fired, 23377845 attempts, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 565/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 230076499 t fired, 23589065 attempts, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 570/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 232134107 t fired, 23800410 attempts, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 575/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 234190084 t fired, 24011420 attempts, .
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 580/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 236246429 t fired, 24222115 attempts, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 585/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 238303077 t fired, 24432791 attempts, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 590/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 240360344 t fired, 24643359 attempts, .
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 595/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 242421809 t fired, 24854635 attempts, .
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 600/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 244479368 t fired, 25065002 attempts, .
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 605/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 246535868 t fired, 25276113 attempts, .
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 610/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 248592922 t fired, 25487104 attempts, .
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 615/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 250650108 t fired, 25697715 attempts, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 620/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 252705241 t fired, 25908411 attempts, .
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 625/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 254762221 t fired, 26118904 attempts, .
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 630/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 256821210 t fired, 26330092 attempts, .
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 635/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 258879930 t fired, 26541275 attempts, .
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 640/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 260936382 t fired, 26751944 attempts, .
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 645/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 262993859 t fired, 26963033 attempts, .
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 650/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 265050760 t fired, 27174408 attempts, .
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 655/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 267106609 t fired, 27385388 attempts, .
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 660/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 269163383 t fired, 27596252 attempts, .
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 665/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 271219941 t fired, 27807159 attempts, .
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 670/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 273277452 t fired, 28018252 attempts, .
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 675/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 275336585 t fired, 28229649 attempts, .
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 680/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 277395816 t fired, 28440779 attempts, .
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 685/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 279456129 t fired, 28652219 attempts, .
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 690/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 281514784 t fired, 28863353 attempts, .
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 695/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 283572560 t fired, 29074108 attempts, .
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 700/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 285630614 t fired, 29284811 attempts, .
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 705/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 287688417 t fired, 29495819 attempts, .
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 710/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 289746300 t fired, 29706887 attempts, .
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 715/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 291802844 t fired, 29917905 attempts, .
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 720/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 293859473 t fired, 30128697 attempts, .
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 725/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 295917280 t fired, 30340091 attempts, .
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 730/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 297974222 t fired, 30550749 attempts, .
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 735/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 300031839 t fired, 30761594 attempts, .
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 740/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 302088834 t fired, 30972539 attempts, .
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 745/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 304145722 t fired, 31183246 attempts, .
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 750/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 306202601 t fired, 31394134 attempts, .
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 755/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 308260501 t fired, 31604927 attempts, .
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 760/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 310319096 t fired, 31815942 attempts, .
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 765/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 312375729 t fired, 32027059 attempts, .
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 770/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 314432032 t fired, 32237738 attempts, .
Time elapsed: 770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 775/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 316489827 t fired, 32448014 attempts, .
Time elapsed: 775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 780/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 318549240 t fired, 32659108 attempts, .
Time elapsed: 780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 785/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 320606033 t fired, 32870025 attempts, .
Time elapsed: 785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 790/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 322665104 t fired, 33080895 attempts, .
Time elapsed: 790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 795/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 324724592 t fired, 33292188 attempts, .
Time elapsed: 795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 800/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 326783777 t fired, 33503062 attempts, .
Time elapsed: 800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 805/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 328841092 t fired, 33713779 attempts, .
Time elapsed: 805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 810/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 330895916 t fired, 33924329 attempts, .
Time elapsed: 810 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 815/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 332952054 t fired, 34135151 attempts, .
Time elapsed: 815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 820/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 335009697 t fired, 34346134 attempts, .
Time elapsed: 820 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 825/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 337068091 t fired, 34557381 attempts, .
Time elapsed: 825 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 830/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 339125915 t fired, 34768029 attempts, .
Time elapsed: 830 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 835/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 341184064 t fired, 34979309 attempts, .
Time elapsed: 835 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 840/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 343242037 t fired, 35190420 attempts, .
Time elapsed: 840 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 845/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 345297544 t fired, 35401319 attempts, .
Time elapsed: 845 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 850/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 347352869 t fired, 35611662 attempts, .
Time elapsed: 850 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 855/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 349409831 t fired, 35822536 attempts, .
Time elapsed: 855 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 860/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 351467069 t fired, 36033192 attempts, .
Time elapsed: 860 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 865/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 353525088 t fired, 36244017 attempts, .
Time elapsed: 865 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 870/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 355584049 t fired, 36454931 attempts, .
Time elapsed: 870 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 875/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 357642184 t fired, 36665861 attempts, .
Time elapsed: 875 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 880/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 359698892 t fired, 36876749 attempts, .
Time elapsed: 880 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 885/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 361757949 t fired, 37087915 attempts, .
Time elapsed: 885 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 890/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 363819104 t fired, 37299286 attempts, .
Time elapsed: 890 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 895/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 365877537 t fired, 37510130 attempts, .
Time elapsed: 895 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 900/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 367936222 t fired, 37721666 attempts, .
Time elapsed: 900 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 905/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 369992919 t fired, 37932413 attempts, .
Time elapsed: 905 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 910/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 372049090 t fired, 38142729 attempts, .
Time elapsed: 910 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 915/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 374103838 t fired, 38353451 attempts, .
Time elapsed: 915 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 920/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 376162281 t fired, 38564364 attempts, .
Time elapsed: 920 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 925/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 378220172 t fired, 38775065 attempts, .
Time elapsed: 925 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 930/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 380277021 t fired, 38986111 attempts, .
Time elapsed: 930 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 935/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 382331177 t fired, 39196356 attempts, .
Time elapsed: 935 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 940/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 384386669 t fired, 39406947 attempts, .
Time elapsed: 940 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 945/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 386443872 t fired, 39618321 attempts, .
Time elapsed: 945 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 950/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 388500447 t fired, 39829044 attempts, .
Time elapsed: 950 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 955/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 390559214 t fired, 40040103 attempts, .
Time elapsed: 955 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 960/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 392616074 t fired, 40251154 attempts, .
Time elapsed: 960 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 965/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 394670863 t fired, 40461880 attempts, .
Time elapsed: 965 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 970/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 396728166 t fired, 40672943 attempts, .
Time elapsed: 970 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 975/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 398784691 t fired, 40883567 attempts, .
Time elapsed: 975 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 980/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 400839485 t fired, 41094010 attempts, .
Time elapsed: 980 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 985/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 402895785 t fired, 41304894 attempts, .
Time elapsed: 985 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 990/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 404949887 t fired, 41515386 attempts, .
Time elapsed: 990 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 995/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 407003213 t fired, 41725994 attempts, .
Time elapsed: 995 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1000/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 409052786 t fired, 41936176 attempts, .
Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1005/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 411106042 t fired, 42146593 attempts, .
Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1010/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 413159760 t fired, 42357422 attempts, .
Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1015/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 415216008 t fired, 42568013 attempts, .
Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1020/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 417180683 t fired, 42769556 attempts, .
Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1025/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 419236081 t fired, 42980239 attempts, .
Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1030/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 421291134 t fired, 43190829 attempts, .
Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1035/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 423346759 t fired, 43401504 attempts, .
Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1040/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 425400349 t fired, 43612142 attempts, .
Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1045/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 427451797 t fired, 43822527 attempts, .
Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1050/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 429504639 t fired, 44033184 attempts, .
Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1055/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 431556748 t fired, 44243492 attempts, .
Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1060/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 433612256 t fired, 44454123 attempts, .
Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1065/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 435667493 t fired, 44664862 attempts, .
Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1070/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 437722243 t fired, 44875309 attempts, .
Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1075/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 439774460 t fired, 45085594 attempts, .
Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1080/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 441827935 t fired, 45296310 attempts, .
Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1085/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 443886122 t fired, 45507318 attempts, .
Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1090/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 445944625 t fired, 45718601 attempts, .
Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1095/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 448004437 t fired, 45929429 attempts, .
Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1100/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 450064480 t fired, 46140752 attempts, .
Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1105/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 452117015 t fired, 46351138 attempts, .
Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1110/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 454171307 t fired, 46562208 attempts, .
Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1115/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 456222131 t fired, 46772087 attempts, .
Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1120/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 458274663 t fired, 46982806 attempts, .
Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1125/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 460325851 t fired, 47192595 attempts, .
Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1130/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 462293308 t fired, 47394275 attempts, .
Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1135/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 464348937 t fired, 47604998 attempts, .
Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1140/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 466403116 t fired, 47815856 attempts, .
Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1145/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 468457306 t fired, 48026288 attempts, .
Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1150/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 470510774 t fired, 48236552 attempts, .
Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1155/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 472565289 t fired, 48447328 attempts, .
Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1160/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 474622661 t fired, 48658550 attempts, .
Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1165/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 476678653 t fired, 48869246 attempts, .
Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1170/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 478736557 t fired, 49080685 attempts, .
Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1175/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 480791388 t fired, 49291449 attempts, .
Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1180/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 482846324 t fired, 49502229 attempts, .
Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1185/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 484899450 t fired, 49712526 attempts, .
Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1190/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 486956130 t fired, 49923762 attempts, .
Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1195/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 489007956 t fired, 50134339 attempts, .
Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1200/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 491060605 t fired, 50344496 attempts, .
Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1205/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 493111368 t fired, 50554411 attempts, .
Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1210/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 495166568 t fired, 50765112 attempts, .
Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1215/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 497224585 t fired, 50976115 attempts, .
Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1220/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 499282250 t fired, 51187095 attempts, .
Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1225/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 501338989 t fired, 51397970 attempts, .
Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1230/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 503394395 t fired, 51608668 attempts, .
Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1235/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 505446309 t fired, 51818789 attempts, .
Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1240/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 507500534 t fired, 52029418 attempts, .
Time elapsed: 1240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1245/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 509553009 t fired, 52239614 attempts, .
Time elapsed: 1245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1250/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 511604298 t fired, 52449948 attempts, .
Time elapsed: 1250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1255/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 513654986 t fired, 52660466 attempts, .
Time elapsed: 1255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1260/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 515709259 t fired, 52871087 attempts, .
Time elapsed: 1260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1265/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 517759663 t fired, 53081054 attempts, .
Time elapsed: 1265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1270/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 519813766 t fired, 53291700 attempts, .
Time elapsed: 1270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1275/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 521869543 t fired, 53502588 attempts, .
Time elapsed: 1275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1280/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 523926058 t fired, 53713520 attempts, .
Time elapsed: 1280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1285/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 525983596 t fired, 53924609 attempts, .
Time elapsed: 1285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1290/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 527946384 t fired, 54125988 attempts, .
Time elapsed: 1290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1295/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 530001918 t fired, 54336914 attempts, .
Time elapsed: 1295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1300/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 532056495 t fired, 54547554 attempts, .
Time elapsed: 1300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1305/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 534022544 t fired, 54749210 attempts, .
Time elapsed: 1305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1310/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 536075179 t fired, 54959894 attempts, .
Time elapsed: 1310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1315/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 538133061 t fired, 55170658 attempts, .
Time elapsed: 1315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1320/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 540188563 t fired, 55381417 attempts, .
Time elapsed: 1320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1325/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 542242317 t fired, 55591785 attempts, .
Time elapsed: 1325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1330/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 544296464 t fired, 55802323 attempts, .
Time elapsed: 1330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1335/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 546348072 t fired, 56012391 attempts, .
Time elapsed: 1335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1340/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 548400361 t fired, 56222616 attempts, .
Time elapsed: 1340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1345/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 550455256 t fired, 56433067 attempts, .
Time elapsed: 1345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1350/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 552507695 t fired, 56643370 attempts, .
Time elapsed: 1350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1355/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 554562653 t fired, 56854252 attempts, .
Time elapsed: 1355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1360/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 556616845 t fired, 57065177 attempts, .
Time elapsed: 1360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1365/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 558670816 t fired, 57275725 attempts, .
Time elapsed: 1365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1370/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 560725694 t fired, 57486246 attempts, .
Time elapsed: 1370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1375/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 562785169 t fired, 57697652 attempts, .
Time elapsed: 1375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1380/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 564842311 t fired, 57908528 attempts, .
Time elapsed: 1380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1385/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 566895216 t fired, 58119092 attempts, .
Time elapsed: 1385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1390/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 568953044 t fired, 58329959 attempts, .
Time elapsed: 1390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1395/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 571008014 t fired, 58540446 attempts, .
Time elapsed: 1395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1400/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 573064589 t fired, 58751136 attempts, .
Time elapsed: 1400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1405/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 575117275 t fired, 58961637 attempts, .
Time elapsed: 1405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1410/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 577173581 t fired, 59172581 attempts, .
Time elapsed: 1410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1415/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 579228157 t fired, 59383209 attempts, .
Time elapsed: 1415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1420/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 581280294 t fired, 59593729 attempts, .
Time elapsed: 1420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1425/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 583331808 t fired, 59804253 attempts, .
Time elapsed: 1425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1430/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 585382520 t fired, 60014232 attempts, .
Time elapsed: 1430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1435/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 587438367 t fired, 60224790 attempts, .
Time elapsed: 1435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1440/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 589493940 t fired, 60435516 attempts, .
Time elapsed: 1440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1445/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 591546416 t fired, 60645887 attempts, .
Time elapsed: 1445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1450/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 593600376 t fired, 60856502 attempts, .
Time elapsed: 1450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1455/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 595654656 t fired, 61066714 attempts, .
Time elapsed: 1455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1460/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 597705785 t fired, 61276820 attempts, .
Time elapsed: 1460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1465/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 599756588 t fired, 61487165 attempts, .
Time elapsed: 1465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1470/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 601809806 t fired, 61697740 attempts, .
Time elapsed: 1470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1475/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 603861081 t fired, 61907710 attempts, .
Time elapsed: 1475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1480/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 605913177 t fired, 62118390 attempts, .
Time elapsed: 1480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1485/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 607963495 t fired, 62328699 attempts, .
Time elapsed: 1485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1490/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 610015262 t fired, 62538892 attempts, .
Time elapsed: 1490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1495/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 612068433 t fired, 62749541 attempts, .
Time elapsed: 1495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1500/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 614120297 t fired, 62960125 attempts, .
Time elapsed: 1500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1505/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 616170789 t fired, 63170388 attempts, .
Time elapsed: 1505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1510/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 618220123 t fired, 63380416 attempts, .
Time elapsed: 1510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1515/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 620192686 t fired, 63582577 attempts, .
Time elapsed: 1515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1520/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 622247811 t fired, 63793089 attempts, .
Time elapsed: 1520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1525/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 624217153 t fired, 63995094 attempts, .
Time elapsed: 1525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1530/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 626273948 t fired, 64205969 attempts, .
Time elapsed: 1530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1535/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 628327459 t fired, 64416375 attempts, .
Time elapsed: 1535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1540/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 630381911 t fired, 64627214 attempts, .
Time elapsed: 1540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1545/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 632343846 t fired, 64828902 attempts, .
Time elapsed: 1545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1550/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 634395984 t fired, 65039550 attempts, .
Time elapsed: 1550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1555/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 636448675 t fired, 65249970 attempts, .
Time elapsed: 1555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1560/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 638502260 t fired, 65460703 attempts, .
Time elapsed: 1560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1565/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 640556677 t fired, 65671290 attempts, .
Time elapsed: 1565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1570/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 642613967 t fired, 65881605 attempts, .
Time elapsed: 1570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1575/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 644668772 t fired, 66091928 attempts, .
Time elapsed: 1575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1580/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 646720381 t fired, 66302525 attempts, .
Time elapsed: 1580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1585/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 648773723 t fired, 66513051 attempts, .
Time elapsed: 1585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1590/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 650829506 t fired, 66723901 attempts, .
Time elapsed: 1590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1595/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 652883788 t fired, 66934838 attempts, .
Time elapsed: 1595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1600/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 654938885 t fired, 67145336 attempts, .
Time elapsed: 1600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1605/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 656990106 t fired, 67355366 attempts, .
Time elapsed: 1605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1610/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 659044628 t fired, 67566397 attempts, .
Time elapsed: 1610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1615/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 661099730 t fired, 67777248 attempts, .
Time elapsed: 1615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1620/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 663155584 t fired, 67987956 attempts, .
Time elapsed: 1620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1625/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 665209934 t fired, 68198401 attempts, .
Time elapsed: 1625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1630/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 667264418 t fired, 68409100 attempts, .
Time elapsed: 1630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1635/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 669320920 t fired, 68620059 attempts, .
Time elapsed: 1635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1640/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 671377653 t fired, 68830837 attempts, .
Time elapsed: 1640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1645/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 673428103 t fired, 69040898 attempts, .
Time elapsed: 1645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1650/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 675482394 t fired, 69251622 attempts, .
Time elapsed: 1650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1655/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 677538749 t fired, 69462558 attempts, .
Time elapsed: 1655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1660/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 679591093 t fired, 69672819 attempts, .
Time elapsed: 1660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1665/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 681642528 t fired, 69883034 attempts, .
Time elapsed: 1665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1670/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 683608950 t fired, 70084704 attempts, .
Time elapsed: 1670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1675/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 685662074 t fired, 70295400 attempts, .
Time elapsed: 1675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1680/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 687716779 t fired, 70505835 attempts, .
Time elapsed: 1680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1685/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 689772683 t fired, 70716668 attempts, .
Time elapsed: 1685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1690/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 691831426 t fired, 70928031 attempts, .
Time elapsed: 1690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1695/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 693885827 t fired, 71138815 attempts, .
Time elapsed: 1695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1700/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 695940181 t fired, 71349174 attempts, .
Time elapsed: 1700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1705/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 697993973 t fired, 71559927 attempts, .
Time elapsed: 1705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1710/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 700045036 t fired, 71770070 attempts, .
Time elapsed: 1710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1715/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 702098981 t fired, 71981028 attempts, .
Time elapsed: 1715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1720/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 704153178 t fired, 72191819 attempts, .
Time elapsed: 1720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1725/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 706205486 t fired, 72402373 attempts, .
Time elapsed: 1725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1730/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 708258096 t fired, 72612657 attempts, .
Time elapsed: 1730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1735/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 710311118 t fired, 72822984 attempts, .
Time elapsed: 1735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1740/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 712367044 t fired, 73033902 attempts, .
Time elapsed: 1740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1745/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 714422550 t fired, 73244401 attempts, .
Time elapsed: 1745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1750/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 716477017 t fired, 73454885 attempts, .
Time elapsed: 1750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1755/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 718528074 t fired, 73665188 attempts, .
Time elapsed: 1755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1760/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 720585502 t fired, 73876230 attempts, .
Time elapsed: 1760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1765/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 722642855 t fired, 74087356 attempts, .
Time elapsed: 1765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1770/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 724700189 t fired, 74298247 attempts, .
Time elapsed: 1770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1775/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 726757787 t fired, 74509110 attempts, .
Time elapsed: 1775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1780/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 728813311 t fired, 74719935 attempts, .
Time elapsed: 1780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1785/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 730865284 t fired, 74929888 attempts, .
Time elapsed: 1785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1790/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 732920202 t fired, 75140290 attempts, .
Time elapsed: 1790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1795/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 734884627 t fired, 75341457 attempts, .
Time elapsed: 1795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1800/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 736854807 t fired, 75543994 attempts, .
Time elapsed: 1800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1805/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 738912296 t fired, 75754722 attempts, .
Time elapsed: 1805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1810/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 740971055 t fired, 75965942 attempts, .
Time elapsed: 1810 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1815/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 743028450 t fired, 76177148 attempts, .
Time elapsed: 1815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1820/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 745084642 t fired, 76388101 attempts, .
Time elapsed: 1820 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1825/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 747140913 t fired, 76598451 attempts, .
Time elapsed: 1825 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1830/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 749196239 t fired, 76809471 attempts, .
Time elapsed: 1830 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1835/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 751253778 t fired, 77020561 attempts, .
Time elapsed: 1835 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1840/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 753312248 t fired, 77231520 attempts, .
Time elapsed: 1840 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1845/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 755368664 t fired, 77442080 attempts, .
Time elapsed: 1845 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1850/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 757423712 t fired, 77652574 attempts, .
Time elapsed: 1850 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1855/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 759483360 t fired, 77863686 attempts, .
Time elapsed: 1855 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1860/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 761454771 t fired, 78065825 attempts, .
Time elapsed: 1860 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1865/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 763513788 t fired, 78277018 attempts, .
Time elapsed: 1865 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1870/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 765571704 t fired, 78487921 attempts, .
Time elapsed: 1870 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1875/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 767543516 t fired, 78689899 attempts, .
Time elapsed: 1875 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1880/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 769605071 t fired, 78901340 attempts, .
Time elapsed: 1880 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1885/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 771664961 t fired, 79112499 attempts, .
Time elapsed: 1885 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1890/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 773636186 t fired, 79314852 attempts, .
Time elapsed: 1890 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1895/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 775694412 t fired, 79525941 attempts, .
Time elapsed: 1895 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1900/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 777751967 t fired, 79736721 attempts, .
Time elapsed: 1900 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1905/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 779807426 t fired, 79947172 attempts, .
Time elapsed: 1905 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1910/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 781864785 t fired, 80157737 attempts, .
Time elapsed: 1910 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1915/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 783833398 t fired, 80359521 attempts, .
Time elapsed: 1915 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1920/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 785890600 t fired, 80570523 attempts, .
Time elapsed: 1920 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1925/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 787946565 t fired, 80781412 attempts, .
Time elapsed: 1925 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1930/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 790001074 t fired, 80991884 attempts, .
Time elapsed: 1930 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1935/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 792058257 t fired, 81202874 attempts, .
Time elapsed: 1935 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1940/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 794114627 t fired, 81414090 attempts, .
Time elapsed: 1940 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1945/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 796170866 t fired, 81624969 attempts, .
Time elapsed: 1945 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1950/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 798225903 t fired, 81835032 attempts, .
Time elapsed: 1950 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1955/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 800282252 t fired, 82045965 attempts, .
Time elapsed: 1955 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1960/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 802337897 t fired, 82257177 attempts, .
Time elapsed: 1960 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1965/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 804397715 t fired, 82468294 attempts, .
Time elapsed: 1965 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1970/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 806457054 t fired, 82679159 attempts, .
Time elapsed: 1970 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1975/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 808516358 t fired, 82890157 attempts, .
Time elapsed: 1975 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1980/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 810578461 t fired, 83101265 attempts, .
Time elapsed: 1980 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1985/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 812637059 t fired, 83312172 attempts, .
Time elapsed: 1985 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1990/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 814696341 t fired, 83523687 attempts, .
Time elapsed: 1990 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 1995/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 816757563 t fired, 83735168 attempts, .
Time elapsed: 1995 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2000/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 818818256 t fired, 83946691 attempts, .
Time elapsed: 2000 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2005/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 820876246 t fired, 84158041 attempts, .
Time elapsed: 2005 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2010/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 822935636 t fired, 84369251 attempts, .
Time elapsed: 2010 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2015/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 824992229 t fired, 84580128 attempts, .
Time elapsed: 2015 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2020/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 827049616 t fired, 84791137 attempts, .
Time elapsed: 2020 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2025/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 829105221 t fired, 85002123 attempts, .
Time elapsed: 2025 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2030/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 831161753 t fired, 85213112 attempts, .
Time elapsed: 2030 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2035/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 833216601 t fired, 85423860 attempts, .
Time elapsed: 2035 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2040/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 835273272 t fired, 85634906 attempts, .
Time elapsed: 2040 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2045/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 837327438 t fired, 85845619 attempts, .
Time elapsed: 2045 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2050/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 839382776 t fired, 86055840 attempts, .
Time elapsed: 2050 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2055/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 841440583 t fired, 86266754 attempts, .
Time elapsed: 2055 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2060/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 843499606 t fired, 86477852 attempts, .
Time elapsed: 2060 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2065/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 845536363 t fired, 86686509 attempts, .
Time elapsed: 2065 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2070/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 847597409 t fired, 86897561 attempts, .
Time elapsed: 2070 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2075/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 849657707 t fired, 87108705 attempts, .
Time elapsed: 2075 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2080/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 851718766 t fired, 87320151 attempts, .
Time elapsed: 2080 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2085/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 853778648 t fired, 87531227 attempts, .
Time elapsed: 2085 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2090/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 855839847 t fired, 87742354 attempts, .
Time elapsed: 2090 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2095/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 857897478 t fired, 87953054 attempts, .
Time elapsed: 2095 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2100/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 859954850 t fired, 88163906 attempts, .
Time elapsed: 2100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2105/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 862011555 t fired, 88374778 attempts, .
Time elapsed: 2105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2110/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 864069235 t fired, 88585906 attempts, .
Time elapsed: 2110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2115/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 866125740 t fired, 88796833 attempts, .
Time elapsed: 2115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2120/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 868181883 t fired, 89007987 attempts, .
Time elapsed: 2120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2125/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 870238389 t fired, 89218563 attempts, .
Time elapsed: 2125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2130/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 872294348 t fired, 89429626 attempts, .
Time elapsed: 2130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2135/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 874352230 t fired, 89640782 attempts, .
Time elapsed: 2135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2140/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 876406769 t fired, 89851406 attempts, .
Time elapsed: 2140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2145/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 878462079 t fired, 90062289 attempts, .
Time elapsed: 2145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2150/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 880518441 t fired, 90273195 attempts, .
Time elapsed: 2150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2155/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 882572544 t fired, 90483572 attempts, .
Time elapsed: 2155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2160/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 884630073 t fired, 90694640 attempts, .
Time elapsed: 2160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2165/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 886686874 t fired, 90905381 attempts, .
Time elapsed: 2165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2170/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 888745310 t fired, 91116817 attempts, .
Time elapsed: 2170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2175/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 890802614 t fired, 91327892 attempts, .
Time elapsed: 2175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2180/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 892861159 t fired, 91539212 attempts, .
Time elapsed: 2180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2185/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 894916867 t fired, 91749972 attempts, .
Time elapsed: 2185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2190/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 896976411 t fired, 91961251 attempts, .
Time elapsed: 2190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2195/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 899032651 t fired, 92172213 attempts, .
Time elapsed: 2195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2200/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 901091044 t fired, 92383394 attempts, .
Time elapsed: 2200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2205/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 903145800 t fired, 92593695 attempts, .
Time elapsed: 2205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2210/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 905201349 t fired, 92804499 attempts, .
Time elapsed: 2210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2215/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 907256420 t fired, 93015514 attempts, .
Time elapsed: 2215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2220/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 909313073 t fired, 93226243 attempts, .
Time elapsed: 2220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2225/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 911369340 t fired, 93437098 attempts, .
Time elapsed: 2225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2230/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 913428109 t fired, 93648013 attempts, .
Time elapsed: 2230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2235/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 915483711 t fired, 93858836 attempts, .
Time elapsed: 2235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2240/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 917539644 t fired, 94069794 attempts, .
Time elapsed: 2240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2245/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 919595278 t fired, 94279887 attempts, .
Time elapsed: 2245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2250/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 921652189 t fired, 94491069 attempts, .
Time elapsed: 2250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2255/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 923709590 t fired, 94701861 attempts, .
Time elapsed: 2255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2260/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 925676562 t fired, 94903608 attempts, .
Time elapsed: 2260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2265/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 927734121 t fired, 95114493 attempts, .
Time elapsed: 2265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2270/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 929790437 t fired, 95325339 attempts, .
Time elapsed: 2270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2275/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 931847003 t fired, 95536067 attempts, .
Time elapsed: 2275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2280/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 933904339 t fired, 95747020 attempts, .
Time elapsed: 2280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2285/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 935961749 t fired, 95958138 attempts, .
Time elapsed: 2285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2290/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 938018312 t fired, 96168897 attempts, .
Time elapsed: 2290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2295/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 940074529 t fired, 96380073 attempts, .
Time elapsed: 2295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2300/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 942131093 t fired, 96590996 attempts, .
Time elapsed: 2300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2305/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 944187230 t fired, 96802279 attempts, .
Time elapsed: 2305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2310/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 946240602 t fired, 97012837 attempts, .
Time elapsed: 2310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2315/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 948296818 t fired, 97223731 attempts, .
Time elapsed: 2315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2320/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 950354105 t fired, 97434283 attempts, .
Time elapsed: 2320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2325/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 952410476 t fired, 97644896 attempts, .
Time elapsed: 2325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2330/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 954467834 t fired, 97855805 attempts, .
Time elapsed: 2330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2335/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 956522065 t fired, 98066223 attempts, .
Time elapsed: 2335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2341/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 958578402 t fired, 98276922 attempts, .
Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2346/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 960636255 t fired, 98488063 attempts, .
Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2351/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 962692092 t fired, 98698650 attempts, .
Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2356/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 964751811 t fired, 98909738 attempts, .
Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2361/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 966809962 t fired, 99120965 attempts, .
Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2366/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 968866355 t fired, 99331665 attempts, .
Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2371/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 970922726 t fired, 99542505 attempts, .
Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2376/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 972980378 t fired, 99753827 attempts, .
Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2381/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 975040134 t fired, 99964900 attempts, .
Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2386/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 977100083 t fired, 100176328 attempts, .
Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2391/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 979160372 t fired, 100387638 attempts, .
Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2396/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 981216257 t fired, 100598370 attempts, .
Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2401/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 983270660 t fired, 100808807 attempts, .
Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2406/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 985326533 t fired, 101019520 attempts, .
Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2411/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 987385510 t fired, 101230640 attempts, .
Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2416/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 989440534 t fired, 101441351 attempts, .
Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2421/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 991496650 t fired, 101652197 attempts, .
Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2426/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 993552514 t fired, 101862564 attempts, .
Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2431/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 995608433 t fired, 102073424 attempts, .
Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2436/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 997665129 t fired, 102284165 attempts, .
Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2441/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 999724436 t fired, 102495416 attempts, .
Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2446/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1001782365 t fired, 102706451 attempts, .
Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2451/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1003839678 t fired, 102917354 attempts, .
Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2456/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1005896932 t fired, 103128340 attempts, .
Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2461/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1007952622 t fired, 103339156 attempts, .
Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2466/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1010009009 t fired, 103550069 attempts, .
Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2471/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1012065769 t fired, 103760902 attempts, .
Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2476/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1014122790 t fired, 103971806 attempts, .
Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2481/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1016182336 t fired, 104183494 attempts, .
Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2486/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1018240347 t fired, 104394039 attempts, .
Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2491/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1020298485 t fired, 104605571 attempts, .
Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2496/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1022354725 t fired, 104816351 attempts, .
Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2501/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1024409295 t fired, 105026859 attempts, .
Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2506/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1026461837 t fired, 105237090 attempts, .
Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2511/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1028515243 t fired, 105447689 attempts, .
Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2516/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1030568878 t fired, 105658223 attempts, .
Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2521/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1032621115 t fired, 105868719 attempts, .
Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2526/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1034675114 t fired, 106079329 attempts, .
Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2531/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1036729705 t fired, 106290014 attempts, .
Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2536/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1038780097 t fired, 106500464 attempts, .
Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2541/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1040833583 t fired, 106710809 attempts, .
Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2546/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1042884883 t fired, 106921012 attempts, .
Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2551/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1044940039 t fired, 107131399 attempts, .
Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2556/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1046994104 t fired, 107342002 attempts, .
Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2561/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1049052972 t fired, 107553414 attempts, .
Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2566/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1051106599 t fired, 107764253 attempts, .
Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2571/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1053160555 t fired, 107974848 attempts, .
Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2576/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1055214124 t fired, 108185596 attempts, .
Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2581/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1057266760 t fired, 108395908 attempts, .
Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2586/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1059320884 t fired, 108606744 attempts, .
Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2591/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1061376415 t fired, 108817422 attempts, .
Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2596/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1063429992 t fired, 109027751 attempts, .
Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2601/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1065485548 t fired, 109238689 attempts, .
Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2606/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1067538122 t fired, 109449147 attempts, .
Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2611/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1069594206 t fired, 109659988 attempts, .
Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2616/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1071646659 t fired, 109870582 attempts, .
Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2621/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1073699420 t fired, 110081169 attempts, .
Time elapsed: 2621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2626/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1075753953 t fired, 110292459 attempts, .
Time elapsed: 2626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2631/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1077806394 t fired, 110502859 attempts, .
Time elapsed: 2631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2636/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1079862081 t fired, 110713425 attempts, .
Time elapsed: 2636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2641/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1081919386 t fired, 110924397 attempts, .
Time elapsed: 2641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2646/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1083972152 t fired, 111134633 attempts, .
Time elapsed: 2646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2651/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1086027433 t fired, 111345435 attempts, .
Time elapsed: 2651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2656/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1088081171 t fired, 111555739 attempts, .
Time elapsed: 2656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2661/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1090132038 t fired, 111766395 attempts, .
Time elapsed: 2661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2666/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1092188282 t fired, 111977110 attempts, .
Time elapsed: 2666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2671/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1094240768 t fired, 112187479 attempts, .
Time elapsed: 2671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2676/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1096296533 t fired, 112398067 attempts, .
Time elapsed: 2676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2681/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1098348234 t fired, 112608711 attempts, .
Time elapsed: 2681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2686/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1100401763 t fired, 112819294 attempts, .
Time elapsed: 2686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2691/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1102455570 t fired, 113030147 attempts, .
Time elapsed: 2691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2696/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1104508956 t fired, 113240691 attempts, .
Time elapsed: 2696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2701/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1106563401 t fired, 113451692 attempts, .
Time elapsed: 2701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2706/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1108617192 t fired, 113662087 attempts, .
Time elapsed: 2706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2711/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1110671279 t fired, 113872668 attempts, .
Time elapsed: 2711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2716/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1112727980 t fired, 114083613 attempts, .
Time elapsed: 2716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2721/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1114781813 t fired, 114294371 attempts, .
Time elapsed: 2721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2726/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1116834324 t fired, 114504294 attempts, .
Time elapsed: 2726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2731/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1118889543 t fired, 114714528 attempts, .
Time elapsed: 2731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2736/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1120941867 t fired, 114924847 attempts, .
Time elapsed: 2736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2741/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1122995223 t fired, 115135553 attempts, .
Time elapsed: 2741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2746/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1125047168 t fired, 115345844 attempts, .
Time elapsed: 2746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2751/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1127104305 t fired, 115556750 attempts, .
Time elapsed: 2751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2756/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1129159171 t fired, 115767262 attempts, .
Time elapsed: 2756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2761/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1131215529 t fired, 115978399 attempts, .
Time elapsed: 2761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2766/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1133273646 t fired, 116189280 attempts, .
Time elapsed: 2766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2771/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1135330370 t fired, 116399844 attempts, .
Time elapsed: 2771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2776/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1137385809 t fired, 116610566 attempts, .
Time elapsed: 2776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2781/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1139440667 t fired, 116821193 attempts, .
Time elapsed: 2781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-13: EF 0 0 1 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 2786/3600 0/5 DoubleExponent-PT-004-CTLFireability-13 1141495980 t fired, 117031999 attempts, .
Time elapsed: 2786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DoubleExponent-PT-004-CTLFireability-00: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-01: F false state space / EG
DoubleExponent-PT-004-CTLFireability-03: INITIAL true preprocessing
DoubleExponent-PT-004-CTLFireability-04: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-05: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-07: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-08: CTL false CTL model checker
DoubleExponent-PT-004-CTLFireability-10: EU true state space /EU
DoubleExponent-PT-004-CTLFireability-11: CONJ true CONJ
DoubleExponent-PT-004-CTLFireability-14: CTL true CTL model checker
DoubleExponent-PT-004-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DoubleExponent-PT-004-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DoubleExponent-PT-004-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleExponent-PT-004"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DoubleExponent-PT-004, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r134-smll-167819412700466"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleExponent-PT-004.tgz
mv DoubleExponent-PT-004 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;