fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r134-smll-167819412300282
Last Updated
May 14, 2023

About the Execution of LoLA for DiscoveryGPU-PT-06a

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
435.352 37368.00 38585.00 298.90 FTFFTTFFFTFFTFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r134-smll-167819412300282.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DiscoveryGPU-PT-06a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r134-smll-167819412300282
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 452K
-rw-r--r-- 1 mcc users 7.5K Feb 25 13:35 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 25 13:35 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 25 13:32 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 13:32 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 15:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 13:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 25 13:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 13:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 25 13:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 22K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-00
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-01
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-02
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-03
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-04
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-05
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-06
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-07
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-08
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-09
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-10
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-11
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-12
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-13
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-14
FORMULA_NAME DiscoveryGPU-PT-06a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678363172968

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DiscoveryGPU-PT-06a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DiscoveryGPU-PT-06a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA DiscoveryGPU-PT-06a-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DiscoveryGPU-PT-06a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678363210336

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 1 (type EXCL) for 0 DiscoveryGPU-PT-06a-CTLFireability-00
lola: time limit : 109 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 1 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-00
lola: result : false
lola: markings : 6144
lola: fired transitions : 63300
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 55 DiscoveryGPU-PT-06a-CTLFireability-13
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-13
lola: result : false
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 53 (type EXCL) for 52 DiscoveryGPU-PT-06a-CTLFireability-12
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 53 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-12
lola: result : true
lola: markings : 850
lola: fired transitions : 3292
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 50 (type EXCL) for 49 DiscoveryGPU-PT-06a-CTLFireability-11
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-11
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 42 DiscoveryGPU-PT-06a-CTLFireability-10
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-10
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 DiscoveryGPU-PT-06a-CTLFireability-09
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-09
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DiscoveryGPU-PT-06a-CTLFireability-08
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/276 3/32 DiscoveryGPU-PT-06a-CTLFireability-08 709274 m, 141854 m/sec, 6292664 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ 0 4 0 0 4 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/276 7/32 DiscoveryGPU-PT-06a-CTLFireability-08 1547020 m, 167549 m/sec, 13569285 t fired, .

Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 37 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-08
lola: result : false
lola: markings : 1771562
lola: fired transitions : 15467299
lola: time used : 11.000000
lola: memory pages used : 8
lola: LAUNCH task # 31 (type EXCL) for 18 DiscoveryGPU-PT-06a-CTLFireability-06
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-06
lola: result : true
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 18 DiscoveryGPU-PT-06a-CTLFireability-06
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-06
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 18 DiscoveryGPU-PT-06a-CTLFireability-06
lola: time limit : 398 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-06
lola: result : false
lola: markings : 10053
lola: fired transitions : 52087
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DiscoveryGPU-PT-06a-CTLFireability-05
lola: time limit : 448 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-05
lola: result : true
lola: markings : 10049
lola: fired transitions : 52088
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DiscoveryGPU-PT-06a-CTLFireability-04
lola: time limit : 512 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-08: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/512 4/32 DiscoveryGPU-PT-06a-CTLFireability-04 757187 m, 151437 m/sec, 5868656 t fired, .

Time elapsed: 15 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-08: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 9/512 6/32 DiscoveryGPU-PT-06a-CTLFireability-04 1331008 m, 114764 m/sec, 13709772 t fired, .

Time elapsed: 20 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-08: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 14/512 6/32 DiscoveryGPU-PT-06a-CTLFireability-04 1331008 m, 0 m/sec, 21888857 t fired, .

Time elapsed: 25 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-08: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 19/512 8/32 DiscoveryGPU-PT-06a-CTLFireability-04 1745187 m, 82835 m/sec, 29247420 t fired, .

Time elapsed: 30 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-04
lola: result : true
lola: markings : 1771562
lola: fired transitions : 29597739
lola: time used : 19.000000
lola: memory pages used : 8
lola: LAUNCH task # 7 (type EXCL) for 6 DiscoveryGPU-PT-06a-CTLFireability-02
lola: time limit : 595 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-02
lola: result : false
lola: markings : 6058
lola: fired transitions : 42972
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DiscoveryGPU-PT-06a-CTLFireability-01
lola: time limit : 714 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-08: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DiscoveryGPU-PT-06a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DiscoveryGPU-PT-06a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/714 4/32 DiscoveryGPU-PT-06a-CTLFireability-01 931242 m, 186248 m/sec, 7239288 t fired, .

Time elapsed: 35 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 4 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-01
lola: result : true
lola: markings : 1331008
lola: fired transitions : 10272960
lola: time used : 7.000000
lola: memory pages used : 6
lola: LAUNCH task # 73 (type EXCL) for 66 DiscoveryGPU-PT-06a-CTLFireability-14
lola: time limit : 890 sec
lola: memory limit: 32 pages
lola: FINISHED task # 73 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-14
lola: result : true
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 69 DiscoveryGPU-PT-06a-CTLFireability-15
lola: time limit : 1187 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-15
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DiscoveryGPU-PT-06a-CTLFireability-03
lola: time limit : 1781 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-03
lola: result : false
lola: markings : 19
lola: fired transitions : 114
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DiscoveryGPU-PT-06a-CTLFireability-07
lola: time limit : 3563 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for DiscoveryGPU-PT-06a-CTLFireability-07
lola: result : false
lola: markings : 6614
lola: fired transitions : 35092
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DiscoveryGPU-PT-06a-CTLFireability-00: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-01: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-02: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-03: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-04: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-05: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-06: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-07: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-08: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-09: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-10: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-11: CTL false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-12: CTL true CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-13: CONJ false CTL model checker
DiscoveryGPU-PT-06a-CTLFireability-14: AGAF false state space /EFEG
DiscoveryGPU-PT-06a-CTLFireability-15: CTL false CTL model checker


Time elapsed: 37 secs. Pages in use: 8

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DiscoveryGPU-PT-06a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DiscoveryGPU-PT-06a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r134-smll-167819412300282"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DiscoveryGPU-PT-06a.tgz
mv DiscoveryGPU-PT-06a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;