Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r107-tall-167814484500662.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool smartxred
Input is DLCround-PT-05b, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r107-tall-167814484500662
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 7.6K Feb 25 18:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 25 18:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 18:23 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 18:23 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 18:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 109K Feb 25 18:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Feb 25 18:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 25 18:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 674K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-00
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-01
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-02
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-03
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-04
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-05
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-06
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-07
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-08
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-09
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-10
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-11
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-12
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-13
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-14
FORMULA_NAME DLCround-PT-05b-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678407890997

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=smartxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-05b
Applying reductions before tool smart
Invoking reducer
Running Version 202303021504
[2023-03-10 00:24:52] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-10 00:24:52] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 00:24:52] [INFO ] Load time of PNML (sax parser for PT used): 120 ms
[2023-03-10 00:24:52] [INFO ] Transformed 1999 places.
[2023-03-10 00:24:52] [INFO ] Transformed 2887 transitions.
[2023-03-10 00:24:52] [INFO ] Found NUPN structural information;
[2023-03-10 00:24:52] [INFO ] Parsed PT model containing 1999 places and 2887 transitions and 7649 arcs in 210 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 15 ms.
Working with output stream class java.io.PrintStream
FORMULA DLCround-PT-05b-ReachabilityCardinality-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-05b-ReachabilityCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-05b-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 502 ms. (steps per millisecond=19 ) properties (out of 13) seen :10
FORMULA DLCround-PT-05b-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-05b-ReachabilityCardinality-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-05b-ReachabilityCardinality-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-05b-ReachabilityCardinality-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-05b-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-05b-ReachabilityCardinality-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-05b-ReachabilityCardinality-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-05b-ReachabilityCardinality-03 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-05b-ReachabilityCardinality-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-05b-ReachabilityCardinality-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 2887 rows 1999 cols
[2023-03-10 00:24:53] [INFO ] Computed 88 place invariants in 29 ms
[2023-03-10 00:24:54] [INFO ] After 555ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-10 00:24:54] [INFO ] [Nat]Absence check using 88 positive place invariants in 60 ms returned sat
[2023-03-10 00:24:55] [INFO ] After 975ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :2
[2023-03-10 00:24:56] [INFO ] Deduced a trap composed of 133 places in 451 ms of which 5 ms to minimize.
[2023-03-10 00:24:56] [INFO ] Deduced a trap composed of 89 places in 311 ms of which 1 ms to minimize.
[2023-03-10 00:24:56] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 1024 ms
[2023-03-10 00:24:56] [INFO ] After 2221ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :2
Attempting to minimize the solution found.
Minimization took 159 ms.
[2023-03-10 00:24:56] [INFO ] After 2866ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :2
FORMULA DLCround-PT-05b-ReachabilityCardinality-01 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 3 Parikh solutions to 2 different solutions.
FORMULA DLCround-PT-05b-ReachabilityCardinality-13 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 1 properties in 37 ms.
Support contains 7 out of 1999 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1999/1999 places, 2887/2887 transitions.
Graph (trivial) has 1893 edges and 1999 vertex of which 371 / 1999 are part of one of the 29 SCC in 14 ms
Free SCC test removed 342 places
Drop transitions removed 384 transitions
Reduce isomorphic transitions removed 384 transitions.
Drop transitions removed 774 transitions
Trivial Post-agglo rules discarded 774 transitions
Performed 774 trivial Post agglomeration. Transition count delta: 774
Iterating post reduction 0 with 774 rules applied. Total rules applied 775 place count 1657 transition count 1729
Reduce places removed 774 places and 0 transitions.
Ensure Unique test removed 29 transitions
Reduce isomorphic transitions removed 29 transitions.
Drop transitions removed 23 transitions
Trivial Post-agglo rules discarded 23 transitions
Performed 23 trivial Post agglomeration. Transition count delta: 23
Iterating post reduction 1 with 826 rules applied. Total rules applied 1601 place count 883 transition count 1677
Reduce places removed 23 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 2 with 29 rules applied. Total rules applied 1630 place count 860 transition count 1671
Reduce places removed 3 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 3 with 6 rules applied. Total rules applied 1636 place count 857 transition count 1668
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 1639 place count 854 transition count 1668
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 6 Pre rules applied. Total rules applied 1639 place count 854 transition count 1662
Deduced a syphon composed of 6 places in 6 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 5 with 12 rules applied. Total rules applied 1651 place count 848 transition count 1662
Discarding 232 places :
Symmetric choice reduction at 5 with 232 rule applications. Total rules 1883 place count 616 transition count 1430
Iterating global reduction 5 with 232 rules applied. Total rules applied 2115 place count 616 transition count 1430
Performed 95 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 95 Pre rules applied. Total rules applied 2115 place count 616 transition count 1335
Deduced a syphon composed of 95 places in 3 ms
Reduce places removed 95 places and 0 transitions.
Iterating global reduction 5 with 190 rules applied. Total rules applied 2305 place count 521 transition count 1335
Discarding 46 places :
Symmetric choice reduction at 5 with 46 rule applications. Total rules 2351 place count 475 transition count 945
Iterating global reduction 5 with 46 rules applied. Total rules applied 2397 place count 475 transition count 945
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Iterating post reduction 5 with 17 rules applied. Total rules applied 2414 place count 475 transition count 928
Performed 131 Post agglomeration using F-continuation condition with reduction of 6 identical transitions.
Deduced a syphon composed of 131 places in 1 ms
Reduce places removed 131 places and 0 transitions.
Iterating global reduction 6 with 262 rules applied. Total rules applied 2676 place count 344 transition count 791
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 6 with 5 rules applied. Total rules applied 2681 place count 344 transition count 786
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 2683 place count 342 transition count 768
Iterating global reduction 7 with 2 rules applied. Total rules applied 2685 place count 342 transition count 768
Performed 37 Post agglomeration using F-continuation condition with reduction of 24 identical transitions.
Deduced a syphon composed of 37 places in 1 ms
Reduce places removed 37 places and 0 transitions.
Iterating global reduction 7 with 74 rules applied. Total rules applied 2759 place count 305 transition count 1024
Drop transitions removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 7 with 16 rules applied. Total rules applied 2775 place count 305 transition count 1008
Discarding 16 places :
Symmetric choice reduction at 8 with 16 rule applications. Total rules 2791 place count 289 transition count 738
Iterating global reduction 8 with 16 rules applied. Total rules applied 2807 place count 289 transition count 738
Ensure Unique test removed 35 transitions
Reduce isomorphic transitions removed 35 transitions.
Iterating post reduction 8 with 35 rules applied. Total rules applied 2842 place count 289 transition count 703
Drop transitions removed 95 transitions
Redundant transition composition rules discarded 95 transitions
Iterating global reduction 9 with 95 rules applied. Total rules applied 2937 place count 289 transition count 608
Discarding 6 places :
Symmetric choice reduction at 9 with 6 rule applications. Total rules 2943 place count 283 transition count 553
Iterating global reduction 9 with 6 rules applied. Total rules applied 2949 place count 283 transition count 553
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 9 with 5 rules applied. Total rules applied 2954 place count 283 transition count 548
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -27
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 10 with 8 rules applied. Total rules applied 2962 place count 279 transition count 575
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 10 with 4 rules applied. Total rules applied 2966 place count 279 transition count 571
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 11 with 20 rules applied. Total rules applied 2986 place count 279 transition count 551
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 11 with 6 rules applied. Total rules applied 2992 place count 276 transition count 575
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 11 with 4 rules applied. Total rules applied 2996 place count 276 transition count 571
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 12 with 12 rules applied. Total rules applied 3008 place count 276 transition count 559
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 3010 place count 275 transition count 571
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 12 with 1 rules applied. Total rules applied 3011 place count 275 transition count 570
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 13 with 10 rules applied. Total rules applied 3021 place count 275 transition count 560
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 3023 place count 274 transition count 572
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 3025 place count 274 transition count 570
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 14 with 1 rules applied. Total rules applied 3026 place count 274 transition count 569
Free-agglomeration rule applied 153 times with reduction of 77 identical transitions.
Iterating global reduction 14 with 153 rules applied. Total rules applied 3179 place count 274 transition count 339
Reduce places removed 153 places and 0 transitions.
Drop transitions removed 175 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 176 transitions.
Graph (complete) has 262 edges and 121 vertex of which 100 are kept as prefixes of interest. Removing 21 places using SCC suffix rule.0 ms
Discarding 21 places :
Also discarding 0 output transitions
Iterating post reduction 14 with 330 rules applied. Total rules applied 3509 place count 100 transition count 163
Discarding 27 places :
Symmetric choice reduction at 15 with 27 rule applications. Total rules 3536 place count 73 transition count 133
Iterating global reduction 15 with 27 rules applied. Total rules applied 3563 place count 73 transition count 133
Drop transitions removed 24 transitions
Redundant transition composition rules discarded 24 transitions
Iterating global reduction 15 with 24 rules applied. Total rules applied 3587 place count 73 transition count 109
Reduce places removed 1 places and 0 transitions.
Graph (complete) has 177 edges and 72 vertex of which 62 are kept as prefixes of interest. Removing 10 places using SCC suffix rule.0 ms
Discarding 10 places :
Also discarding 11 output transitions
Drop transitions removed 11 transitions
Iterating post reduction 15 with 2 rules applied. Total rules applied 3589 place count 62 transition count 98
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 16 with 4 rules applied. Total rules applied 3593 place count 62 transition count 94
Discarding 3 places :
Symmetric choice reduction at 17 with 3 rule applications. Total rules 3596 place count 59 transition count 91
Iterating global reduction 17 with 3 rules applied. Total rules applied 3599 place count 59 transition count 91
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 17 with 4 rules applied. Total rules applied 3603 place count 59 transition count 87
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 17 with 1 rules applied. Total rules applied 3604 place count 59 transition count 87
Applied a total of 3604 rules in 427 ms. Remains 59 /1999 variables (removed 1940) and now considering 87/2887 (removed 2800) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 427 ms. Remains : 59/1999 places, 87/2887 transitions.
Finished random walk after 530 steps, including 0 resets, run visited all 1 properties in 5 ms. (steps per millisecond=106 )
FORMULA DLCround-PT-05b-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
All properties solved without resorting to model-checking.
Total runtime 4920 ms.
======================================================
========== this is Smart for the MCC'2018 ============
======================================================
Running DLCround (PT), instance 05b
Examination ReachabilityCardinality
Parser /home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//parser/Cardinality.jar
Model checker /home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//rem_exec//smart

GOT IT HERE. BS
Petri model created: 1999 places, 2887 transitions, 7649 arcs.
Final Score: 385141.666
Took : 82 seconds
Reachability Cardinality file is: ReachabilityCardinality.xml
READY TO PARSE. BS
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-00 (reachable & potential(( ( ( ( (tk(P1479)) <= (tk(P1604)) ) | ( ( ( (tk(P1962)) <= (tk(P1509)) ) | (! ( (! ( ( (tk(P1651)) <= (tk(P1503)) ) | ( (tk(P211)) <= (tk(P1463)) ) )) & ( ( ( ( 1 ) <= (tk(P208)) ) & ( ( 1 ) <= (tk(P893)) ) ) & (! ( (tk(P1714)) <= ( 1 ) )) ) )) ) & ( ( ( (tk(P1575)) <= (tk(P1148)) ) | ( ( ( ( (tk(P936)) <= ( 0 ) ) & ( ( 1 ) <= (tk(P1148)) ) ) | (! ( (tk(P903)) <= ( 0 ) )) ) & ( ( ( ( 1 ) <= (tk(P1243)) ) & ( (tk(P1392)) <= (tk(P251)) ) ) | ( ( ( 1 ) <= (tk(P960)) ) | ( (tk(P458)) <= (tk(P1520)) ) ) ) ) ) & ( (tk(P1824)) <= ( 1 ) ) ) ) ) & ( ( 1 ) <= (tk(P1794)) ) ) & ( ( 1 ) <= (tk(P1114)) ) )))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-01 (reachable & potential(( ( (tk(P219)) <= (tk(P500)) ) & ( ( ( ( ( ( 1 ) <= (tk(P1014)) ) & ( ( ( (tk(P816)) <= ( 0 ) ) & ( (! ( ( 1 ) <= (tk(P256)) )) & ( ( (tk(P926)) <= (tk(P1418)) ) | ( ( 1 ) <= (tk(P921)) ) ) ) ) & (! ( (tk(P383)) <= (tk(P1896)) )) ) ) | ( (! ( (! ( ( 1 ) <= (tk(P1526)) )) | ( ( (tk(P814)) <= (tk(P1214)) ) | ( ( 1 ) <= (tk(P848)) ) ) )) & ( ( ( ( (tk(P260)) <= (tk(P1244)) ) & ( (tk(P1746)) <= ( 1 ) ) ) & ( ( ( 1 ) <= (tk(P1019)) ) | ( (tk(P1614)) <= (tk(P1041)) ) ) ) & ( (tk(P84)) <= (tk(P643)) ) ) ) ) & (! ( ( 1 ) <= (tk(P135)) )) ) & (! ( (! ( ( ( 1 ) <= (tk(P510)) ) & ( ( 1 ) <= (tk(P1699)) ) )) | ( ( ( (! ( ( ( 1 ) <= (tk(P562)) ) & ( (tk(P432)) <= (tk(P881)) ) )) | ( ( ( (tk(P494)) <= (tk(P369)) ) | ( (tk(P721)) <= ( 1 ) ) ) & ( ( ( 1 ) <= (tk(P1218)) ) | ( (tk(P619)) <= ( 0 ) ) ) ) ) | (! ( ( 1 ) <= (tk(P776)) )) ) | ( ( 1 ) <= (tk(P1646)) ) ) )) ) )))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-02 (reachable & potential((! ( (tk(P1386)) <= (tk(P1044)) ))))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-03 (reachable &!potential( ( ( (! ( (tk(P1128)) <= (tk(P1303)) )) | ( ( ( 1 ) <= (tk(P701)) ) | ( ( ( ( (! ( ( ( 1 ) <= (tk(P1323)) ) & ( ( 1 ) <= (tk(P1464)) ) )) & ( (tk(P324)) <= (tk(P1770)) ) ) & ( ( (tk(P5)) <= ( 0 ) ) & ( ( 1 ) <= (tk(P953)) ) ) ) | ( (tk(P1238)) <= (tk(P240)) ) ) & ( (tk(P327)) <= (tk(P220)) ) ) ) ) | (! ( ( (! ( ( ( ( (tk(P1050)) <= (tk(P1074)) ) | (! ( (tk(P1461)) <= (tk(P978)) )) ) & ( (! ( (tk(P46)) <= ( 0 ) )) & ( ( (tk(P308)) <= ( 1 ) ) & ( (tk(P1579)) <= ( 0 ) ) ) ) ) & ( ( ( ( ( 1 ) <= (tk(P100)) ) & ( (tk(P1204)) <= (tk(P1578)) ) ) & (! ( (tk(P175)) <= (tk(P286)) )) ) & ( ( (tk(P1070)) <= ( 1 ) ) | ( (tk(P1739)) <= ( 1 ) ) ) ) )) | (! ( ( (! ( (tk(P1332)) <= ( 0 ) )) | ( (tk(P382)) <= (tk(P750)) ) ) & ( ( (! ( (tk(P1479)) <= ( 1 ) )) & ( ( 1 ) <= (tk(P954)) ) ) | ( (! ( (tk(P1691)) <= ( 0 ) )) & ( ( ( 1 ) <= (tk(P1534)) ) & ( ( 1 ) <= (tk(P996)) ) ) ) ) )) ) | (! ( ( (! ( (! ( (tk(P1956)) <= (tk(P1990)) )) | (! ( ( 1 ) <= (tk(P1421)) )) )) & (! ( ( ( (tk(P1899)) <= ( 1 ) ) | ( ( 1 ) <= (tk(P719)) ) ) & (! ( (tk(P64)) <= (tk(P968)) )) )) ) & ( ( ( 1 ) <= (tk(P1183)) ) & ( (! ( ( ( 1 ) <= (tk(P314)) ) | ( (tk(P782)) <= (tk(P1431)) ) )) | (! ( ( ( 1 ) <= (tk(P642)) ) & ( (tk(P1882)) <= ( 0 ) ) )) ) ) )) )) )))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-04 (reachable & potential((! ( (! ( ( (tk(P140)) <= ( 1 ) ) | (! ( (tk(P1217)) <= ( 0 ) )) )) | (! ( ( ( ( ( 1 ) <= (tk(P1543)) ) | ( (tk(P227)) <= ( 0 ) ) ) & ( ( ( (tk(P57)) <= ( 0 ) ) & ( (! ( (tk(P794)) <= ( 0 ) )) & ( ( ( 1 ) <= (tk(P557)) ) & ( (tk(P172)) <= ( 0 ) ) ) ) ) & ( (! ( ( ( 1 ) <= (tk(P1780)) ) | ( ( 1 ) <= (tk(P33)) ) )) & ( (! ( ( 1 ) <= (tk(P1254)) )) | (! ( ( 1 ) <= (tk(P316)) )) ) ) ) ) | (! ( ( (tk(P684)) <= (tk(P1497)) ) | (! ( (tk(P1735)) <= ( 1 ) )) )) )) ))))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-05 (reachable & potential((! ( (! ( ( (tk(P1875)) <= (tk(P748)) ) & ( ( (! ( ( ( (tk(P1422)) <= ( 0 ) ) | ( (tk(P1030)) <= ( 1 ) ) ) & ( ( ( 1 ) <= (tk(P1413)) ) | ( (tk(P1966)) <= ( 1 ) ) ) )) & ( ( ( 1 ) <= (tk(P884)) ) | (! ( (tk(P1556)) <= (tk(P1033)) )) ) ) & ( ( ( (tk(P1562)) <= ( 0 ) ) & (! ( ( 1 ) <= (tk(P751)) )) ) & ( ( (tk(P1073)) <= (tk(P310)) ) & ( ( (tk(P1976)) <= ( 1 ) ) & (! ( (tk(P271)) <= (tk(P886)) )) ) ) ) ) )) & (! ( (! ( (tk(P1820)) <= ( 1 ) )) & (! ( (tk(P915)) <= (tk(P283)) )) )) ))))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-06 (reachable & potential((! ( ( (! ( ( ( 1 ) <= (tk(P792)) ) & ( (! ( ( 1 ) <= (tk(P399)) )) | ( ( ( 1 ) <= (tk(P1472)) ) & (! ( ( 1 ) <= (tk(P1608)) )) ) ) )) | ( ( (tk(P658)) <= (tk(P1324)) ) | (! ( ( 1 ) <= (tk(P1921)) )) ) ) | ( (! ( (tk(P1152)) <= ( 0 ) )) & (! ( ( (tk(P1403)) <= ( 1 ) ) | ( ( ( ( ( (tk(P1497)) <= (tk(P868)) ) & ( ( 1 ) <= (tk(P1114)) ) ) | ( ( 1 ) <= (tk(P188)) ) ) & ( (tk(P856)) <= ( 0 ) ) ) & ( ( (! ( ( 1 ) <= (tk(P762)) )) & (! ( ( 1 ) <= (tk(P1075)) )) ) | ( ( 1 ) <= (tk(P243)) ) ) ) )) ) ))))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-07 (reachable &!potential( ( (tk(P396)) <= (tk(P365)) )))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-08 (reachable &!potential( ( (tk(P1044)) <= ( 1 ) )))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-09 (reachable &!potential( (! ( ( 1 ) <= (tk(P1265)) ))))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-10 (reachable &!potential( ( (tk(P369)) <= ( 0 ) )))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-11 (reachable & potential((! ( ( (! ( ( (tk(P142)) <= ( 1 ) ) | ( ( ( ( ( ( 1 ) <= (tk(P1624)) ) | ( (tk(P1300)) <= ( 0 ) ) ) | ( (tk(P1741)) <= (tk(P513)) ) ) & ( ( (tk(P1085)) <= ( 1 ) ) | (! ( ( 1 ) <= (tk(P1340)) )) ) ) | (! ( (tk(P733)) <= ( 1 ) )) ) )) | (! ( ( ( (! ( (tk(P113)) <= (tk(P644)) )) | (! ( (tk(P841)) <= ( 0 ) )) ) & ( (tk(P1345)) <= (tk(P1963)) ) ) | (! ( (tk(P208)) <= ( 0 ) )) )) ) | (! ( ( (tk(P185)) <= ( 1 ) ) & (! ( (! ( ( ( (tk(P1279)) <= ( 1 ) ) | ( ( 1 ) <= (tk(P1134)) ) ) | ( ( (tk(P411)) <= ( 0 ) ) & ( ( 1 ) <= (tk(P533)) ) ) )) & (! ( (! ( ( 1 ) <= (tk(P1512)) )) | ( ( (tk(P1449)) <= (tk(P599)) ) | ( (tk(P850)) <= ( 0 ) ) ) )) )) )) ))))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-12 (reachable & potential((! ( (! ( (! ( ( 1 ) <= (tk(P252)) )) & ( (tk(P213)) <= ( 0 ) ) )) | ( (tk(P767)) <= ( 0 ) ) ))))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-13 (reachable & potential(( (! ( (! ( ( ( ( ( ( (tk(P1238)) <= (tk(P1602)) ) & ( (tk(P679)) <= (tk(P253)) ) ) | ( ( (tk(P1665)) <= ( 0 ) ) & ( (tk(P491)) <= ( 0 ) ) ) ) & ( ( 1 ) <= (tk(P1130)) ) ) | ( (tk(P1430)) <= ( 1 ) ) ) & ( ( ( ( ( (tk(P1456)) <= ( 0 ) ) & ( ( 1 ) <= (tk(P1063)) ) ) | (! ( (tk(P85)) <= ( 0 ) )) ) | ( ( ( ( 1 ) <= (tk(P172)) ) & ( (tk(P1331)) <= (tk(P1647)) ) ) & ( (tk(P271)) <= (tk(P1075)) ) ) ) & ( ( (! ( (tk(P1306)) <= (tk(P1201)) )) & (! ( (tk(P1151)) <= ( 1 ) )) ) & ( ( 1 ) <= (tk(P1821)) ) ) ) )) & ( (tk(P1245)) <= ( 0 ) ) )) & ( ( 1 ) <= (tk(P55)) ) )))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-14 (reachable & potential(( (! ( ( ( (tk(P1598)) <= (tk(P1963)) ) | ( (tk(P1919)) <= ( 1 ) ) ) & ( ( ( ( 1 ) <= (tk(P1139)) ) | ( (tk(P1159)) <= ( 1 ) ) ) & (! ( ( ( (tk(P299)) <= (tk(P1999)) ) & ( (tk(P714)) <= (tk(P1593)) ) ) & (! ( (tk(P1860)) <= ( 1 ) )) )) ) )) & ( ( ( ( ( ( ( (tk(P1172)) <= ( 1 ) ) | (! ( (tk(P1238)) <= (tk(P456)) )) ) | ( (! ( ( ( 1 ) <= (tk(P1842)) ) | ( ( 1 ) <= (tk(P479)) ) )) & ( ( (tk(P829)) <= ( 0 ) ) & ( ( (tk(P1752)) <= ( 1 ) ) & ( (tk(P1726)) <= ( 1 ) ) ) ) ) ) | ( ( ( ( ( ( 1 ) <= (tk(P722)) ) & ( ( 1 ) <= (tk(P497)) ) ) & (! ( ( 1 ) <= (tk(P1388)) )) ) & ( ( (tk(P858)) <= (tk(P32)) ) | ( ( (tk(P78)) <= ( 1 ) ) & ( (tk(P1135)) <= ( 0 ) ) ) ) ) & (! ( ( (tk(P1102)) <= ( 0 ) ) | (! ( (tk(P1734)) <= (tk(P1718)) )) )) ) ) | ( ( ( ( (tk(P537)) <= (tk(P201)) ) | ( ( ( (tk(P1349)) <= ( 1 ) ) & ( (tk(P1972)) <= (tk(P1639)) ) ) & (! ( (tk(P369)) <= ( 1 ) )) ) ) | (! ( (tk(P1513)) <= (tk(P662)) )) ) & (! ( ( ( 1 ) <= (tk(P141)) ) | (! ( (tk(P848)) <= (tk(P1878)) )) )) ) ) | ( (tk(P157)) <= (tk(P1614)) ) ) | ( ( ( (tk(P1456)) <= (tk(P1534)) ) | ( (tk(P1361)) <= (tk(P84)) ) ) | ( ( ( 1 ) <= (tk(P1927)) ) | ( ( (tk(P1775)) <= ( 1 ) ) & (! ( ( ( ( 1 ) <= (tk(P1457)) ) & ( ( (tk(P689)) <= ( 1 ) ) & ( ( 1 ) <= (tk(P776)) ) ) ) | ( ( ( (tk(P811)) <= (tk(P1827)) ) & ( (tk(P1609)) <= ( 0 ) ) ) & (! ( (tk(P102)) <= ( 0 ) )) ) )) ) ) ) ) )))
PROPERTY: DLCround-PT-05b-ReachabilityCardinality-15 (reachable &!potential( ( (! ( ( 1 ) <= (tk(P1100)) )) & ( (! ( ( ( 1 ) <= (tk(P683)) ) | ( (tk(P503)) <= (tk(P352)) ) )) | ( ( (tk(P1863)) <= ( 1 ) ) | ( ( ( 1 ) <= (tk(P701)) ) & (! ( ( 1 ) <= (tk(P1748)) )) ) ) ) )))
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 13452960 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16105848 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
Caught signal 15, terminating.

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-05b"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="smartxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool smartxred"
echo " Input is DLCround-PT-05b, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r107-tall-167814484500662"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-05b.tgz
mv DLCround-PT-05b execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;