fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r107-tall-167814484400559
Last Updated
May 14, 2023

About the Execution of Smart+red for DLCflexbar-PT-5a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16216.140 3236431.00 3321442.00 16632.70 TTTTTTFTTTTFTFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r107-tall-167814484400559.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool smartxred
Input is DLCflexbar-PT-5a, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r107-tall-167814484400559
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.2M
-rw-r--r-- 1 mcc users 8.2K Feb 25 16:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 16:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 16:00 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 25 16:00 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 18:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 25 18:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 17:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 25 17:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.8M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-00
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-01
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-02
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-03
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-04
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-05
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-06
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-07
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-08
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-09
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-10
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-11
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-12
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-13
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-14
FORMULA_NAME DLCflexbar-PT-5a-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1678389047962

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=smartxred
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-5a
Applying reductions before tool smart
Invoking reducer
Running Version 202303021504
[2023-03-09 19:10:49] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -timeout, 360, -rebuildPNML]
[2023-03-09 19:10:49] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 19:10:49] [INFO ] Load time of PNML (sax parser for PT used): 316 ms
[2023-03-09 19:10:50] [INFO ] Transformed 1415 places.
[2023-03-09 19:10:50] [INFO ] Transformed 10593 transitions.
[2023-03-09 19:10:50] [INFO ] Found NUPN structural information;
[2023-03-09 19:10:50] [INFO ] Parsed PT model containing 1415 places and 10593 transitions and 41484 arcs in 662 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 32 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 2 formulas.
Ensure Unique test removed 1179 transitions
Reduce redundant transitions removed 1179 transitions.
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 653 ms. (steps per millisecond=15 ) properties (out of 14) seen :12
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 239 ms. (steps per millisecond=41 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 175 ms. (steps per millisecond=57 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-09 19:10:51] [INFO ] Flow matrix only has 734 transitions (discarded 8680 similar events)
// Phase 1: matrix 734 rows 1415 cols
[2023-03-09 19:10:51] [INFO ] Computed 979 place invariants in 17 ms
[2023-03-09 19:10:52] [INFO ] After 646ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-09 19:10:52] [INFO ] [Nat]Absence check using 979 positive place invariants in 224 ms returned sat
[2023-03-09 19:10:53] [INFO ] After 527ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :1
[2023-03-09 19:10:53] [INFO ] State equation strengthened by 167 read => feed constraints.
[2023-03-09 19:10:53] [INFO ] After 172ms SMT Verify possible using 167 Read/Feed constraints in natural domain returned unsat :1 sat :1
[2023-03-09 19:10:53] [INFO ] After 370ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :1
Attempting to minimize the solution found.
Minimization took 121 ms.
[2023-03-09 19:10:53] [INFO ] After 1650ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :1
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 33 ms.
Support contains 45 out of 1415 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1415/1415 places, 9414/9414 transitions.
Graph (trivial) has 604 edges and 1415 vertex of which 128 / 1415 are part of one of the 61 SCC in 6 ms
Free SCC test removed 67 places
Drop transitions removed 5183 transitions
Reduce isomorphic transitions removed 5183 transitions.
Graph (complete) has 5100 edges and 1348 vertex of which 903 are kept as prefixes of interest. Removing 445 places using SCC suffix rule.9 ms
Discarding 445 places :
Also discarding 714 output transitions
Drop transitions removed 714 transitions
Drop transitions removed 712 transitions
Reduce isomorphic transitions removed 712 transitions.
Drop transitions removed 14 transitions
Trivial Post-agglo rules discarded 14 transitions
Performed 14 trivial Post agglomeration. Transition count delta: 14
Iterating post reduction 0 with 726 rules applied. Total rules applied 728 place count 903 transition count 2791
Reduce places removed 14 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 19 rules applied. Total rules applied 747 place count 889 transition count 2786
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 748 place count 888 transition count 2786
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 748 place count 888 transition count 2784
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 752 place count 886 transition count 2784
Discarding 701 places :
Symmetric choice reduction at 3 with 701 rule applications. Total rules 1453 place count 185 transition count 689
Iterating global reduction 3 with 701 rules applied. Total rules applied 2154 place count 185 transition count 689
Ensure Unique test removed 31 transitions
Reduce isomorphic transitions removed 31 transitions.
Iterating post reduction 3 with 31 rules applied. Total rules applied 2185 place count 185 transition count 658
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 4 with 28 rules applied. Total rules applied 2213 place count 171 transition count 644
Drop transitions removed 121 transitions
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 135 transitions.
Graph (complete) has 567 edges and 171 vertex of which 167 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.1 ms
Discarding 4 places :
Also discarding 0 output transitions
Iterating post reduction 4 with 136 rules applied. Total rules applied 2349 place count 167 transition count 509
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 2349 place count 167 transition count 508
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 2351 place count 166 transition count 508
Drop transitions removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 5 with 15 rules applied. Total rules applied 2366 place count 166 transition count 493
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 2366 place count 166 transition count 492
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 2368 place count 165 transition count 492
Discarding 21 places :
Symmetric choice reduction at 6 with 21 rule applications. Total rules 2389 place count 144 transition count 413
Iterating global reduction 6 with 21 rules applied. Total rules applied 2410 place count 144 transition count 413
Drop transitions removed 93 transitions
Redundant transition composition rules discarded 93 transitions
Iterating global reduction 6 with 93 rules applied. Total rules applied 2503 place count 144 transition count 320
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 2506 place count 141 transition count 320
Discarding 15 places :
Symmetric choice reduction at 7 with 15 rule applications. Total rules 2521 place count 126 transition count 273
Iterating global reduction 7 with 15 rules applied. Total rules applied 2536 place count 126 transition count 273
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 7 with 6 rules applied. Total rules applied 2542 place count 123 transition count 270
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -9
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2544 place count 122 transition count 279
Drop transitions removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 7 with 10 rules applied. Total rules applied 2554 place count 122 transition count 269
Drop transitions removed 51 transitions
Redundant transition composition rules discarded 51 transitions
Iterating global reduction 8 with 51 rules applied. Total rules applied 2605 place count 122 transition count 218
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 8 with 3 rules applied. Total rules applied 2608 place count 119 transition count 218
Discarding 15 places :
Symmetric choice reduction at 9 with 15 rule applications. Total rules 2623 place count 104 transition count 182
Iterating global reduction 9 with 15 rules applied. Total rules applied 2638 place count 104 transition count 182
Free-agglomeration rule applied 2 times.
Iterating global reduction 9 with 2 rules applied. Total rules applied 2640 place count 104 transition count 180
Reduce places removed 2 places and 0 transitions.
Drop transitions removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 9 with 10 rules applied. Total rules applied 2650 place count 102 transition count 172
Drop transitions removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 10 with 6 rules applied. Total rules applied 2656 place count 102 transition count 166
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 10 with 2 rules applied. Total rules applied 2658 place count 102 transition count 166
Applied a total of 2658 rules in 213 ms. Remains 102 /1415 variables (removed 1313) and now considering 166/9414 (removed 9248) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 213 ms. Remains : 102/1415 places, 166/9414 transitions.
Finished random walk after 480 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=160 )
FORMULA DLCflexbar-PT-5a-ReachabilityFireability-06 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
All properties solved without resorting to model-checking.
Total runtime 4677 ms.
======================================================
========== this is Smart for the MCC'2018 ============
======================================================
Running DLCflexbar (PT), instance 5a
Examination ReachabilityFireability
Parser /home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//parser/Fireability.jar
Model checker /home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//rem_exec//smart

GOT IT HERE. BS
Petri model created: 1415 places, 10593 transitions, 41484 arcs.
Final Score: 191774.782
Took : 143 seconds
Reachability Fireability file is: ReachabilityFireability.xml
READY TO PARSE. BS

BK_STOP 1678392284393

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityFireability -timeout 360 -rebuildPNML
/home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//smart.sh: line 116: 501 Killed ${SMART}/smart ${INPUT_SM}

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-5a"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="smartxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool smartxred"
echo " Input is DLCflexbar-PT-5a, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r107-tall-167814484400559"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-5a.tgz
mv DLCflexbar-PT-5a execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;