fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r105-tall-167814481500665
Last Updated
May 14, 2023

About the Execution of LTSMin+red for DLCround-PT-06a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
271.840 5482.00 11217.00 307.30 FFFFFFTFFTFTFFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r105-tall-167814481500665.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is DLCround-PT-06a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r105-tall-167814481500665
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 796K
-rw-r--r-- 1 mcc users 6.8K Feb 25 18:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 25 18:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 18:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 18:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 19:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Feb 25 19:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Feb 25 18:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 18:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 325K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-06a-CTLCardinality-00
FORMULA_NAME DLCround-PT-06a-CTLCardinality-01
FORMULA_NAME DLCround-PT-06a-CTLCardinality-02
FORMULA_NAME DLCround-PT-06a-CTLCardinality-03
FORMULA_NAME DLCround-PT-06a-CTLCardinality-04
FORMULA_NAME DLCround-PT-06a-CTLCardinality-05
FORMULA_NAME DLCround-PT-06a-CTLCardinality-06
FORMULA_NAME DLCround-PT-06a-CTLCardinality-07
FORMULA_NAME DLCround-PT-06a-CTLCardinality-08
FORMULA_NAME DLCround-PT-06a-CTLCardinality-09
FORMULA_NAME DLCround-PT-06a-CTLCardinality-10
FORMULA_NAME DLCround-PT-06a-CTLCardinality-11
FORMULA_NAME DLCround-PT-06a-CTLCardinality-12
FORMULA_NAME DLCround-PT-06a-CTLCardinality-13
FORMULA_NAME DLCround-PT-06a-CTLCardinality-14
FORMULA_NAME DLCround-PT-06a-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678358129978

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-06a
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-09 10:35:31] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-09 10:35:31] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 10:35:31] [INFO ] Load time of PNML (sax parser for PT used): 91 ms
[2023-03-09 10:35:31] [INFO ] Transformed 197 places.
[2023-03-09 10:35:31] [INFO ] Transformed 1313 transitions.
[2023-03-09 10:35:31] [INFO ] Found NUPN structural information;
[2023-03-09 10:35:31] [INFO ] Parsed PT model containing 197 places and 1313 transitions and 5002 arcs in 166 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 12 ms.
Initial state reduction rules removed 2 formulas.
Ensure Unique test removed 135 transitions
Reduce redundant transitions removed 135 transitions.
FORMULA DLCround-PT-06a-CTLCardinality-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-06a-CTLCardinality-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-06a-CTLCardinality-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 66 out of 197 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 197/197 places, 1178/1178 transitions.
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 11 place count 186 transition count 1062
Iterating global reduction 0 with 11 rules applied. Total rules applied 22 place count 186 transition count 1062
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 23 place count 186 transition count 1061
Drop transitions removed 336 transitions
Redundant transition composition rules discarded 336 transitions
Iterating global reduction 1 with 336 rules applied. Total rules applied 359 place count 186 transition count 725
Applied a total of 359 rules in 75 ms. Remains 186 /197 variables (removed 11) and now considering 725/1178 (removed 453) transitions.
[2023-03-09 10:35:31] [INFO ] Flow matrix only has 142 transitions (discarded 583 similar events)
// Phase 1: matrix 142 rows 186 cols
[2023-03-09 10:35:32] [INFO ] Computed 109 place invariants in 10 ms
[2023-03-09 10:35:32] [INFO ] Implicit Places using invariants in 411 ms returned [88, 89, 90, 91, 92, 94, 95, 96, 99, 102, 103, 105, 106, 107, 108, 109, 110, 111, 112, 115, 116, 118, 119, 120, 125, 126, 127, 130, 131, 133, 134, 135, 136, 137, 140, 141, 142, 143, 144, 145, 147, 149, 150, 151, 153, 154, 157, 158, 160, 161, 163, 164, 167, 168, 169, 171, 172, 173, 174, 175, 177, 178, 179, 183, 185]
Discarding 65 places :
Ensure Unique test removed 336 transitions
Reduce isomorphic transitions removed 336 transitions.
Implicit Place search using SMT only with invariants took 649 ms to find 65 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 121/197 places, 389/1178 transitions.
Drop transitions removed 201 transitions
Redundant transition composition rules discarded 201 transitions
Iterating global reduction 0 with 201 rules applied. Total rules applied 201 place count 121 transition count 188
Applied a total of 201 rules in 5 ms. Remains 121 /121 variables (removed 0) and now considering 188/389 (removed 201) transitions.
[2023-03-09 10:35:32] [INFO ] Flow matrix only has 142 transitions (discarded 46 similar events)
// Phase 1: matrix 142 rows 121 cols
[2023-03-09 10:35:32] [INFO ] Computed 44 place invariants in 2 ms
[2023-03-09 10:35:32] [INFO ] Implicit Places using invariants in 46 ms returned []
[2023-03-09 10:35:32] [INFO ] Flow matrix only has 142 transitions (discarded 46 similar events)
[2023-03-09 10:35:32] [INFO ] Invariant cache hit.
[2023-03-09 10:35:32] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-09 10:35:32] [INFO ] Implicit Places using invariants and state equation in 78 ms returned []
Implicit Place search using SMT with State Equation took 125 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 121/197 places, 188/1178 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 856 ms. Remains : 121/197 places, 188/1178 transitions.
Support contains 66 out of 121 places after structural reductions.
[2023-03-09 10:35:32] [INFO ] Flatten gal took : 34 ms
[2023-03-09 10:35:32] [INFO ] Flatten gal took : 13 ms
[2023-03-09 10:35:32] [INFO ] Input system was already deterministic with 188 transitions.
Support contains 52 out of 121 places (down from 66) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 453 ms. (steps per millisecond=22 ) properties (out of 33) seen :26
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2023-03-09 10:35:33] [INFO ] Flow matrix only has 142 transitions (discarded 46 similar events)
[2023-03-09 10:35:33] [INFO ] Invariant cache hit.
[2023-03-09 10:35:33] [INFO ] After 107ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-09 10:35:33] [INFO ] [Nat]Absence check using 44 positive place invariants in 6 ms returned sat
[2023-03-09 10:35:33] [INFO ] After 180ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :0
Fused 7 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 7 atomic propositions for a total of 12 simplifications.
[2023-03-09 10:35:33] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 10 ms
[2023-03-09 10:35:33] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
FORMULA DLCround-PT-06a-CTLCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-06a-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-06a-CTLCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 8 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 188 transitions.
Support contains 31 out of 121 places (down from 39) after GAL structural reductions.
Computed a total of 34 stabilizing places and 1 stable transitions
Graph (complete) has 231 edges and 121 vertex of which 88 are kept as prefixes of interest. Removing 33 places using SCC suffix rule.2 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 121/121 places, 188/188 transitions.
Graph (trivial) has 181 edges and 121 vertex of which 82 / 121 are part of one of the 10 SCC in 2 ms
Free SCC test removed 72 places
Ensure Unique test removed 168 transitions
Reduce isomorphic transitions removed 168 transitions.
Graph (complete) has 63 edges and 49 vertex of which 17 are kept as prefixes of interest. Removing 32 places using SCC suffix rule.0 ms
Discarding 32 places :
Also discarding 0 output transitions
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 17 transition count 18
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 7 place count 15 transition count 17
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 16 place count 6 transition count 8
Iterating global reduction 2 with 9 rules applied. Total rules applied 25 place count 6 transition count 8
Applied a total of 25 rules in 11 ms. Remains 6 /121 variables (removed 115) and now considering 8/188 (removed 180) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 6/121 places, 8/188 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 0 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 0 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 188/188 transitions.
Reduce places removed 31 places and 0 transitions.
Iterating post reduction 0 with 31 rules applied. Total rules applied 31 place count 90 transition count 188
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 42 place count 79 transition count 166
Iterating global reduction 1 with 11 rules applied. Total rules applied 53 place count 79 transition count 166
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 56 place count 79 transition count 163
Applied a total of 56 rules in 5 ms. Remains 79 /121 variables (removed 42) and now considering 163/188 (removed 25) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 79/121 places, 163/188 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 5 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 5 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 163 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 188/188 transitions.
Reduce places removed 33 places and 0 transitions.
Iterating post reduction 0 with 33 rules applied. Total rules applied 33 place count 88 transition count 188
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 44 place count 77 transition count 166
Iterating global reduction 1 with 11 rules applied. Total rules applied 55 place count 77 transition count 166
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 58 place count 77 transition count 163
Applied a total of 58 rules in 4 ms. Remains 77 /121 variables (removed 44) and now considering 163/188 (removed 25) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 77/121 places, 163/188 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 5 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 4 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 163 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 121/121 places, 188/188 transitions.
Graph (trivial) has 165 edges and 121 vertex of which 72 / 121 are part of one of the 11 SCC in 0 ms
Free SCC test removed 61 places
Ensure Unique test removed 143 transitions
Reduce isomorphic transitions removed 143 transitions.
Graph (complete) has 88 edges and 60 vertex of which 31 are kept as prefixes of interest. Removing 29 places using SCC suffix rule.0 ms
Discarding 29 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 31 transition count 44
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 2 rules applied. Total rules applied 5 place count 30 transition count 43
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 6 place count 29 transition count 43
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 13 place count 22 transition count 34
Iterating global reduction 3 with 7 rules applied. Total rules applied 20 place count 22 transition count 34
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 2 rules applied. Total rules applied 22 place count 22 transition count 32
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 24 place count 21 transition count 31
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 25 place count 21 transition count 30
Applied a total of 25 rules in 8 ms. Remains 21 /121 variables (removed 100) and now considering 30/188 (removed 158) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 21/121 places, 30/188 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 2 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 1 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 121/121 places, 188/188 transitions.
Graph (trivial) has 187 edges and 121 vertex of which 87 / 121 are part of one of the 11 SCC in 1 ms
Free SCC test removed 76 places
Ensure Unique test removed 176 transitions
Reduce isomorphic transitions removed 176 transitions.
Graph (complete) has 55 edges and 45 vertex of which 13 are kept as prefixes of interest. Removing 32 places using SCC suffix rule.0 ms
Discarding 32 places :
Also discarding 0 output transitions
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 12 place count 3 transition count 2
Iterating global reduction 0 with 10 rules applied. Total rules applied 22 place count 3 transition count 2
Applied a total of 22 rules in 3 ms. Remains 3 /121 variables (removed 118) and now considering 2/188 (removed 186) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 3/121 places, 2/188 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 0 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 1 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 2 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
FORMULA DLCround-PT-06a-CTLCardinality-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 188/188 transitions.
Reduce places removed 33 places and 0 transitions.
Iterating post reduction 0 with 33 rules applied. Total rules applied 33 place count 88 transition count 188
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 41 place count 80 transition count 172
Iterating global reduction 1 with 8 rules applied. Total rules applied 49 place count 80 transition count 172
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 52 place count 80 transition count 169
Applied a total of 52 rules in 3 ms. Remains 80 /121 variables (removed 41) and now considering 169/188 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 80/121 places, 169/188 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 5 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 5 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 169 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 188/188 transitions.
Reduce places removed 30 places and 0 transitions.
Iterating post reduction 0 with 30 rules applied. Total rules applied 30 place count 91 transition count 188
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 38 place count 83 transition count 172
Iterating global reduction 1 with 8 rules applied. Total rules applied 46 place count 83 transition count 172
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 48 place count 83 transition count 170
Applied a total of 48 rules in 3 ms. Remains 83 /121 variables (removed 38) and now considering 170/188 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 83/121 places, 170/188 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 5 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 5 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 170 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 188/188 transitions.
Reduce places removed 32 places and 0 transitions.
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 89 transition count 188
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 43 place count 78 transition count 166
Iterating global reduction 1 with 11 rules applied. Total rules applied 54 place count 78 transition count 166
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 57 place count 78 transition count 163
Applied a total of 57 rules in 4 ms. Remains 78 /121 variables (removed 43) and now considering 163/188 (removed 25) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 78/121 places, 163/188 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 4 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 5 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 163 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 188/188 transitions.
Reduce places removed 33 places and 0 transitions.
Iterating post reduction 0 with 33 rules applied. Total rules applied 33 place count 88 transition count 188
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 44 place count 77 transition count 166
Iterating global reduction 1 with 11 rules applied. Total rules applied 55 place count 77 transition count 166
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 58 place count 77 transition count 163
Applied a total of 58 rules in 3 ms. Remains 77 /121 variables (removed 44) and now considering 163/188 (removed 25) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 77/121 places, 163/188 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 4 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 4 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 163 transitions.
Starting structural reductions in LTL mode, iteration 0 : 121/121 places, 188/188 transitions.
Reduce places removed 33 places and 0 transitions.
Iterating post reduction 0 with 33 rules applied. Total rules applied 33 place count 88 transition count 188
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 44 place count 77 transition count 166
Iterating global reduction 1 with 11 rules applied. Total rules applied 55 place count 77 transition count 166
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 58 place count 77 transition count 163
Applied a total of 58 rules in 2 ms. Remains 77 /121 variables (removed 44) and now considering 163/188 (removed 25) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 77/121 places, 163/188 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 5 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 5 ms
[2023-03-09 10:35:33] [INFO ] Input system was already deterministic with 163 transitions.
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 6 ms
[2023-03-09 10:35:33] [INFO ] Flatten gal took : 6 ms
[2023-03-09 10:35:33] [INFO ] Export to MCC of 9 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 1 ms.
[2023-03-09 10:35:33] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 121 places, 188 transitions and 419 arcs took 2 ms.
Total runtime 2544 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/467/ctl_0_ --ctl=/tmp/467/ctl_1_ --ctl=/tmp/467/ctl_2_ --ctl=/tmp/467/ctl_3_ --ctl=/tmp/467/ctl_4_ --ctl=/tmp/467/ctl_5_ --ctl=/tmp/467/ctl_6_ --ctl=/tmp/467/ctl_7_ --ctl=/tmp/467/ctl_8_ --mu-par --mu-opt
FORMULA DLCround-PT-06a-CTLCardinality-00 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-02 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-03 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-05 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-07 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-08 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-09 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-11 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA DLCround-PT-06a-CTLCardinality-12 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN

BK_STOP 1678358135460

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
mcc2023
ctl formula name DLCround-PT-06a-CTLCardinality-00
ctl formula formula --ctl=/tmp/467/ctl_0_
ctl formula name DLCround-PT-06a-CTLCardinality-02
ctl formula formula --ctl=/tmp/467/ctl_1_
ctl formula name DLCround-PT-06a-CTLCardinality-03
ctl formula formula --ctl=/tmp/467/ctl_2_
ctl formula name DLCround-PT-06a-CTLCardinality-05
ctl formula formula --ctl=/tmp/467/ctl_3_
ctl formula name DLCround-PT-06a-CTLCardinality-07
ctl formula formula --ctl=/tmp/467/ctl_4_
ctl formula name DLCround-PT-06a-CTLCardinality-08
ctl formula formula --ctl=/tmp/467/ctl_5_
ctl formula name DLCround-PT-06a-CTLCardinality-09
ctl formula formula --ctl=/tmp/467/ctl_6_
ctl formula name DLCround-PT-06a-CTLCardinality-11
ctl formula formula --ctl=/tmp/467/ctl_7_
ctl formula name DLCround-PT-06a-CTLCardinality-12
ctl formula formula --ctl=/tmp/467/ctl_8_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 121 places, 188 transitions and 419 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 188->109 groups
pnml2lts-sym: Regrouping took 0.010 real 0.020 user 0.000 sys
pnml2lts-sym: state vector length is 121; there are 109 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 636 group checks and 0 next state calls
pnml2lts-sym: reachability took 0.100 real 0.410 user 0.030 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: state space has 5952139201 states, 413 nodes
pnml2lts-sym: Formula /tmp/467/ctl_8_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_2_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_0_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_3_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_4_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_6_ holds for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_7_ holds for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_1_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_5_ does not hold for the initial state
pnml2lts-sym: group_next: 1220 nodes total
pnml2lts-sym: group_explored: 640 nodes, 2373 short vectors total
pnml2lts-sym: max token count: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-06a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is DLCround-PT-06a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r105-tall-167814481500665"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-06a.tgz
mv DLCround-PT-06a execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;