Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478800794.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCshifumi-PT-2a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478800794
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 724K
-rw-r--r-- 1 mcc users 6.1K Feb 26 08:04 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 26 08:04 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 07:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 07:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 08:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 168K Feb 26 08:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Feb 26 08:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Feb 26 08:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 213K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-00
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-01
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-02
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-03
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-04
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-05
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-06
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-07
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-08
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-09
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-10
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-11
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-12
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-13
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-14
FORMULA_NAME DLCshifumi-PT-2a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678279867786

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCshifumi-PT-2a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 12:51:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 12:51:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 12:51:09] [INFO ] Load time of PNML (sax parser for PT used): 70 ms
[2023-03-08 12:51:09] [INFO ] Transformed 188 places.
[2023-03-08 12:51:09] [INFO ] Transformed 888 transitions.
[2023-03-08 12:51:09] [INFO ] Found NUPN structural information;
[2023-03-08 12:51:09] [INFO ] Parsed PT model containing 188 places and 888 transitions and 3166 arcs in 135 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Initial state reduction rules removed 1 formulas.
Ensure Unique test removed 128 transitions
Reduce redundant transitions removed 128 transitions.
FORMULA DLCshifumi-PT-2a-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 104 out of 188 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 188/188 places, 760/760 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 171 transition count 709
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 171 transition count 709
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 41 place count 171 transition count 702
Drop transitions removed 220 transitions
Redundant transition composition rules discarded 220 transitions
Iterating global reduction 1 with 220 rules applied. Total rules applied 261 place count 171 transition count 482
Applied a total of 261 rules in 38 ms. Remains 171 /188 variables (removed 17) and now considering 482/760 (removed 278) transitions.
[2023-03-08 12:51:09] [INFO ] Flow matrix only has 160 transitions (discarded 322 similar events)
// Phase 1: matrix 160 rows 171 cols
[2023-03-08 12:51:09] [INFO ] Computed 79 place invariants in 13 ms
[2023-03-08 12:51:09] [INFO ] Implicit Places using invariants in 267 ms returned [111, 117, 120, 124, 125, 131, 135, 136, 137, 142, 145, 147, 150, 151, 153, 161, 167]
Discarding 17 places :
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Implicit Place search using SMT only with invariants took 292 ms to find 17 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 154/188 places, 442/760 transitions.
Drop transitions removed 193 transitions
Redundant transition composition rules discarded 193 transitions
Iterating global reduction 0 with 193 rules applied. Total rules applied 193 place count 154 transition count 249
Applied a total of 193 rules in 5 ms. Remains 154 /154 variables (removed 0) and now considering 249/442 (removed 193) transitions.
[2023-03-08 12:51:09] [INFO ] Flow matrix only has 160 transitions (discarded 89 similar events)
// Phase 1: matrix 160 rows 154 cols
[2023-03-08 12:51:09] [INFO ] Computed 62 place invariants in 2 ms
[2023-03-08 12:51:09] [INFO ] Implicit Places using invariants in 55 ms returned []
[2023-03-08 12:51:09] [INFO ] Flow matrix only has 160 transitions (discarded 89 similar events)
[2023-03-08 12:51:09] [INFO ] Invariant cache hit.
[2023-03-08 12:51:09] [INFO ] State equation strengthened by 23 read => feed constraints.
[2023-03-08 12:51:09] [INFO ] Implicit Places using invariants and state equation in 99 ms returned []
Implicit Place search using SMT with State Equation took 156 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 154/188 places, 249/760 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 491 ms. Remains : 154/188 places, 249/760 transitions.
Support contains 104 out of 154 places after structural reductions.
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 33 ms
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 14 ms
[2023-03-08 12:51:10] [INFO ] Input system was already deterministic with 249 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 251 ms. (steps per millisecond=39 ) properties (out of 88) seen :86
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-08 12:51:10] [INFO ] Flow matrix only has 160 transitions (discarded 89 similar events)
[2023-03-08 12:51:10] [INFO ] Invariant cache hit.
[2023-03-08 12:51:10] [INFO ] [Real]Absence check using 62 positive place invariants in 9 ms returned sat
[2023-03-08 12:51:10] [INFO ] After 82ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0
Fused 2 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 2 atomic propositions for a total of 15 simplifications.
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 11 ms
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 10 ms
[2023-03-08 12:51:10] [INFO ] Input system was already deterministic with 249 transitions.
Computed a total of 46 stabilizing places and 1 stable transitions
Graph (complete) has 427 edges and 154 vertex of which 143 are kept as prefixes of interest. Removing 11 places using SCC suffix rule.3 ms
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 144 transition count 249
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 37 place count 117 transition count 192
Iterating global reduction 1 with 27 rules applied. Total rules applied 64 place count 117 transition count 192
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 70 place count 117 transition count 186
Applied a total of 70 rules in 7 ms. Remains 117 /154 variables (removed 37) and now considering 186/249 (removed 63) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 117/154 places, 186/249 transitions.
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:51:10] [INFO ] Input system was already deterministic with 186 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 146 transition count 249
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 41 place count 113 transition count 182
Iterating global reduction 1 with 33 rules applied. Total rules applied 74 place count 113 transition count 182
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 81 place count 113 transition count 175
Applied a total of 81 rules in 6 ms. Remains 113 /154 variables (removed 41) and now considering 175/249 (removed 74) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 113/154 places, 175/249 transitions.
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:10] [INFO ] Input system was already deterministic with 175 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Graph (trivial) has 153 edges and 154 vertex of which 46 / 154 are part of one of the 16 SCC in 2 ms
Free SCC test removed 30 places
Ensure Unique test removed 71 transitions
Reduce isomorphic transitions removed 71 transitions.
Graph (complete) has 344 edges and 124 vertex of which 114 are kept as prefixes of interest. Removing 10 places using SCC suffix rule.1 ms
Discarding 10 places :
Also discarding 0 output transitions
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 12 rules applied. Total rules applied 14 place count 114 transition count 166
Reduce places removed 12 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 15 rules applied. Total rules applied 29 place count 102 transition count 163
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 32 place count 99 transition count 163
Discarding 25 places :
Symmetric choice reduction at 3 with 25 rule applications. Total rules 57 place count 74 transition count 120
Iterating global reduction 3 with 25 rules applied. Total rules applied 82 place count 74 transition count 120
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 3 with 9 rules applied. Total rules applied 91 place count 74 transition count 111
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 4 with 28 rules applied. Total rules applied 119 place count 60 transition count 97
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 120 place count 59 transition count 96
Iterating global reduction 4 with 1 rules applied. Total rules applied 121 place count 59 transition count 96
Drop transitions removed 24 transitions
Redundant transition composition rules discarded 24 transitions
Iterating global reduction 4 with 24 rules applied. Total rules applied 145 place count 59 transition count 72
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 4 with 6 rules applied. Total rules applied 151 place count 53 transition count 72
Discarding 6 places :
Symmetric choice reduction at 5 with 6 rule applications. Total rules 157 place count 47 transition count 66
Iterating global reduction 5 with 6 rules applied. Total rules applied 163 place count 47 transition count 66
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 5 with 6 rules applied. Total rules applied 169 place count 44 transition count 63
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 170 place count 44 transition count 63
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 171 place count 43 transition count 62
Iterating global reduction 5 with 1 rules applied. Total rules applied 172 place count 43 transition count 62
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 173 place count 43 transition count 61
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 174 place count 43 transition count 60
Applied a total of 174 rules in 32 ms. Remains 43 /154 variables (removed 111) and now considering 60/249 (removed 189) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 32 ms. Remains : 43/154 places, 60/249 transitions.
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 2 ms
[2023-03-08 12:51:10] [INFO ] Input system was already deterministic with 60 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 0 with 11 rules applied. Total rules applied 11 place count 143 transition count 249
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 38 place count 116 transition count 192
Iterating global reduction 1 with 27 rules applied. Total rules applied 65 place count 116 transition count 192
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 73 place count 116 transition count 184
Applied a total of 73 rules in 4 ms. Remains 116 /154 variables (removed 38) and now considering 184/249 (removed 65) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 116/154 places, 184/249 transitions.
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:51:10] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 144 transition count 249
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 40 place count 114 transition count 188
Iterating global reduction 1 with 30 rules applied. Total rules applied 70 place count 114 transition count 188
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 77 place count 114 transition count 181
Applied a total of 77 rules in 4 ms. Remains 114 /154 variables (removed 40) and now considering 181/249 (removed 68) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 114/154 places, 181/249 transitions.
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:10] [INFO ] Input system was already deterministic with 181 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 144 transition count 249
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 40 place count 114 transition count 188
Iterating global reduction 1 with 30 rules applied. Total rules applied 70 place count 114 transition count 188
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 78 place count 114 transition count 180
Applied a total of 78 rules in 3 ms. Remains 114 /154 variables (removed 40) and now considering 180/249 (removed 69) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 114/154 places, 180/249 transitions.
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:51:10] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 0 with 11 rules applied. Total rules applied 11 place count 143 transition count 249
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 44 place count 110 transition count 182
Iterating global reduction 1 with 33 rules applied. Total rules applied 77 place count 110 transition count 182
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 85 place count 110 transition count 174
Applied a total of 85 rules in 3 ms. Remains 110 /154 variables (removed 44) and now considering 174/249 (removed 75) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 110/154 places, 174/249 transitions.
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:10] [INFO ] Input system was already deterministic with 174 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 0 with 11 rules applied. Total rules applied 11 place count 143 transition count 249
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 43 place count 111 transition count 184
Iterating global reduction 1 with 32 rules applied. Total rules applied 75 place count 111 transition count 184
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 82 place count 111 transition count 177
Applied a total of 82 rules in 3 ms. Remains 111 /154 variables (removed 43) and now considering 177/249 (removed 72) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 111/154 places, 177/249 transitions.
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:10] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:11] [INFO ] Input system was already deterministic with 177 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 144 transition count 249
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 39 place count 115 transition count 189
Iterating global reduction 1 with 29 rules applied. Total rules applied 68 place count 115 transition count 189
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 76 place count 115 transition count 181
Applied a total of 76 rules in 3 ms. Remains 115 /154 variables (removed 39) and now considering 181/249 (removed 68) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 115/154 places, 181/249 transitions.
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:11] [INFO ] Input system was already deterministic with 181 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 0 with 11 rules applied. Total rules applied 11 place count 143 transition count 249
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 37 place count 117 transition count 195
Iterating global reduction 1 with 26 rules applied. Total rules applied 63 place count 117 transition count 195
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 69 place count 117 transition count 189
Applied a total of 69 rules in 2 ms. Remains 117 /154 variables (removed 37) and now considering 189/249 (removed 60) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 117/154 places, 189/249 transitions.
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:11] [INFO ] Input system was already deterministic with 189 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 144 transition count 249
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 34 place count 120 transition count 200
Iterating global reduction 1 with 24 rules applied. Total rules applied 58 place count 120 transition count 200
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 65 place count 120 transition count 193
Applied a total of 65 rules in 3 ms. Remains 120 /154 variables (removed 34) and now considering 193/249 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 120/154 places, 193/249 transitions.
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:51:11] [INFO ] Input system was already deterministic with 193 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 144 transition count 249
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 39 place count 115 transition count 190
Iterating global reduction 1 with 29 rules applied. Total rules applied 68 place count 115 transition count 190
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 75 place count 115 transition count 183
Applied a total of 75 rules in 3 ms. Remains 115 /154 variables (removed 39) and now considering 183/249 (removed 66) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 115/154 places, 183/249 transitions.
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:11] [INFO ] Input system was already deterministic with 183 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Graph (trivial) has 126 edges and 154 vertex of which 37 / 154 are part of one of the 12 SCC in 0 ms
Free SCC test removed 25 places
Ensure Unique test removed 59 transitions
Reduce isomorphic transitions removed 59 transitions.
Graph (complete) has 359 edges and 129 vertex of which 121 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 0 output transitions
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 0 with 9 rules applied. Total rules applied 11 place count 121 transition count 181
Reduce places removed 9 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 10 rules applied. Total rules applied 21 place count 112 transition count 180
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 22 place count 111 transition count 180
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 22 place count 111 transition count 178
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 26 place count 109 transition count 178
Discarding 21 places :
Symmetric choice reduction at 3 with 21 rule applications. Total rules 47 place count 88 transition count 141
Iterating global reduction 3 with 21 rules applied. Total rules applied 68 place count 88 transition count 141
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 3 with 11 rules applied. Total rules applied 79 place count 88 transition count 130
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 4 with 26 rules applied. Total rules applied 105 place count 75 transition count 117
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 106 place count 74 transition count 116
Iterating global reduction 4 with 1 rules applied. Total rules applied 107 place count 74 transition count 116
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 4 with 21 rules applied. Total rules applied 128 place count 74 transition count 95
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 4 with 6 rules applied. Total rules applied 134 place count 68 transition count 95
Discarding 6 places :
Symmetric choice reduction at 5 with 6 rule applications. Total rules 140 place count 62 transition count 89
Iterating global reduction 5 with 6 rules applied. Total rules applied 146 place count 62 transition count 89
Partial Post-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 5 with 3 rules applied. Total rules applied 149 place count 62 transition count 89
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 151 place count 60 transition count 87
Iterating global reduction 5 with 2 rules applied. Total rules applied 153 place count 60 transition count 87
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 155 place count 60 transition count 85
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 156 place count 60 transition count 84
Applied a total of 156 rules in 22 ms. Remains 60 /154 variables (removed 94) and now considering 84/249 (removed 165) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 60/154 places, 84/249 transitions.
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 3 ms
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 3 ms
[2023-03-08 12:51:11] [INFO ] Input system was already deterministic with 84 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 146 transition count 249
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 33 place count 121 transition count 198
Iterating global reduction 1 with 25 rules applied. Total rules applied 58 place count 121 transition count 198
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 64 place count 121 transition count 192
Applied a total of 64 rules in 2 ms. Remains 121 /154 variables (removed 33) and now considering 192/249 (removed 57) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 121/154 places, 192/249 transitions.
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 12:51:11] [INFO ] Input system was already deterministic with 192 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 154/154 places, 249/249 transitions.
Graph (trivial) has 168 edges and 154 vertex of which 59 / 154 are part of one of the 17 SCC in 1 ms
Free SCC test removed 42 places
Ensure Unique test removed 99 transitions
Reduce isomorphic transitions removed 99 transitions.
Graph (complete) has 316 edges and 112 vertex of which 102 are kept as prefixes of interest. Removing 10 places using SCC suffix rule.1 ms
Discarding 10 places :
Also discarding 0 output transitions
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 12 rules applied. Total rules applied 14 place count 102 transition count 138
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 26 place count 90 transition count 138
Discarding 27 places :
Symmetric choice reduction at 2 with 27 rule applications. Total rules 53 place count 63 transition count 93
Iterating global reduction 2 with 27 rules applied. Total rules applied 80 place count 63 transition count 93
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 88 place count 63 transition count 85
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 3 with 28 rules applied. Total rules applied 116 place count 49 transition count 71
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 117 place count 48 transition count 70
Iterating global reduction 3 with 1 rules applied. Total rules applied 118 place count 48 transition count 70
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 3 with 21 rules applied. Total rules applied 139 place count 48 transition count 49
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 3 with 6 rules applied. Total rules applied 145 place count 42 transition count 49
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 150 place count 37 transition count 44
Iterating global reduction 4 with 5 rules applied. Total rules applied 155 place count 37 transition count 44
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 161 place count 34 transition count 41
Applied a total of 161 rules in 17 ms. Remains 34 /154 variables (removed 120) and now considering 41/249 (removed 208) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 34/154 places, 41/249 transitions.
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:51:11] [INFO ] Input system was already deterministic with 41 transitions.
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:51:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:51:11] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 12:51:11] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 154 places, 249 transitions and 699 arcs took 1 ms.
Total runtime 2105 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCshifumi-PT-2a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA DLCshifumi-PT-2a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2a-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2a-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2a-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCshifumi-PT-2a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678280701336

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 10 (type EXCL) for 9 DLCshifumi-PT-2a-CTLFireability-03
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/240 5/32 DLCshifumi-PT-2a-CTLFireability-03 1037973 m, 207594 m/sec, 5507685 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/240 7/32 DLCshifumi-PT-2a-CTLFireability-03 1528076 m, 98020 m/sec, 10602909 t fired, .

Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/240 9/32 DLCshifumi-PT-2a-CTLFireability-03 1981961 m, 90777 m/sec, 15386780 t fired, .

Time elapsed: 15 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/240 11/32 DLCshifumi-PT-2a-CTLFireability-03 2395689 m, 82745 m/sec, 20076176 t fired, .

Time elapsed: 20 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/240 12/32 DLCshifumi-PT-2a-CTLFireability-03 2860067 m, 92875 m/sec, 24866008 t fired, .

Time elapsed: 25 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/240 15/32 DLCshifumi-PT-2a-CTLFireability-03 3382904 m, 104567 m/sec, 29873531 t fired, .

Time elapsed: 30 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/240 16/32 DLCshifumi-PT-2a-CTLFireability-03 3801325 m, 83684 m/sec, 34515171 t fired, .

Time elapsed: 35 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/240 18/32 DLCshifumi-PT-2a-CTLFireability-03 4186101 m, 76955 m/sec, 39049724 t fired, .

Time elapsed: 40 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/240 20/32 DLCshifumi-PT-2a-CTLFireability-03 4574089 m, 77597 m/sec, 43553102 t fired, .

Time elapsed: 45 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/240 21/32 DLCshifumi-PT-2a-CTLFireability-03 4996789 m, 84540 m/sec, 48228876 t fired, .

Time elapsed: 50 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/240 23/32 DLCshifumi-PT-2a-CTLFireability-03 5393799 m, 79402 m/sec, 53421924 t fired, .

Time elapsed: 55 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/240 25/32 DLCshifumi-PT-2a-CTLFireability-03 5764729 m, 74186 m/sec, 58885652 t fired, .

Time elapsed: 60 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/240 26/32 DLCshifumi-PT-2a-CTLFireability-03 6087674 m, 64589 m/sec, 64007684 t fired, .

Time elapsed: 65 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/240 28/32 DLCshifumi-PT-2a-CTLFireability-03 6463092 m, 75083 m/sec, 69390829 t fired, .

Time elapsed: 70 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/240 29/32 DLCshifumi-PT-2a-CTLFireability-03 6850826 m, 77546 m/sec, 74903362 t fired, .

Time elapsed: 75 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/240 31/32 DLCshifumi-PT-2a-CTLFireability-03 7174294 m, 64693 m/sec, 79914041 t fired, .

Time elapsed: 80 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/240 32/32 DLCshifumi-PT-2a-CTLFireability-03 7560078 m, 77156 m/sec, 85400098 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 40 (type EXCL) for 39 DLCshifumi-PT-2a-CTLFireability-14
lola: time limit : 250 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/250 5/32 DLCshifumi-PT-2a-CTLFireability-14 1064058 m, 212811 m/sec, 5661403 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/250 9/32 DLCshifumi-PT-2a-CTLFireability-14 2092433 m, 205675 m/sec, 11266592 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/250 13/32 DLCshifumi-PT-2a-CTLFireability-14 3057837 m, 193080 m/sec, 16311200 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/250 17/32 DLCshifumi-PT-2a-CTLFireability-14 4028142 m, 194061 m/sec, 21195326 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/250 21/32 DLCshifumi-PT-2a-CTLFireability-14 4982654 m, 190902 m/sec, 26105883 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/250 26/32 DLCshifumi-PT-2a-CTLFireability-14 5983944 m, 200258 m/sec, 31526293 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/250 30/32 DLCshifumi-PT-2a-CTLFireability-14 6982774 m, 199766 m/sec, 36852067 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 40 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 34 (type EXCL) for 33 DLCshifumi-PT-2a-CTLFireability-11
lola: time limit : 266 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/266 2/32 DLCshifumi-PT-2a-CTLFireability-11 384848 m, 76969 m/sec, 5856892 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/266 4/32 DLCshifumi-PT-2a-CTLFireability-11 735285 m, 70087 m/sec, 11268630 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/266 5/32 DLCshifumi-PT-2a-CTLFireability-11 1085550 m, 70053 m/sec, 16659327 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/266 7/32 DLCshifumi-PT-2a-CTLFireability-11 1479237 m, 78737 m/sec, 22294066 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/266 8/32 DLCshifumi-PT-2a-CTLFireability-11 1790649 m, 62282 m/sec, 27361403 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/266 9/32 DLCshifumi-PT-2a-CTLFireability-11 2084784 m, 58827 m/sec, 32317114 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/266 11/32 DLCshifumi-PT-2a-CTLFireability-11 2413869 m, 65817 m/sec, 37510027 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/266 12/32 DLCshifumi-PT-2a-CTLFireability-11 2809033 m, 79032 m/sec, 42996369 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/266 14/32 DLCshifumi-PT-2a-CTLFireability-11 3182952 m, 74783 m/sec, 48291658 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/266 15/32 DLCshifumi-PT-2a-CTLFireability-11 3523229 m, 68055 m/sec, 53328362 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/266 17/32 DLCshifumi-PT-2a-CTLFireability-11 3923862 m, 80126 m/sec, 58599366 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/266 19/32 DLCshifumi-PT-2a-CTLFireability-11 4322044 m, 79636 m/sec, 63875105 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/266 20/32 DLCshifumi-PT-2a-CTLFireability-11 4675501 m, 70691 m/sec, 68893799 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/266 22/32 DLCshifumi-PT-2a-CTLFireability-11 5099748 m, 84849 m/sec, 74471435 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/266 24/32 DLCshifumi-PT-2a-CTLFireability-11 5505550 m, 81160 m/sec, 79949295 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 80/266 25/32 DLCshifumi-PT-2a-CTLFireability-11 5889977 m, 76885 m/sec, 85057810 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 85/266 27/32 DLCshifumi-PT-2a-CTLFireability-11 6226794 m, 67363 m/sec, 89965790 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 90/266 28/32 DLCshifumi-PT-2a-CTLFireability-11 6536037 m, 61848 m/sec, 94646416 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 95/266 30/32 DLCshifumi-PT-2a-CTLFireability-11 6916452 m, 76083 m/sec, 100053956 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 100/266 31/32 DLCshifumi-PT-2a-CTLFireability-11 7315582 m, 79826 m/sec, 105881967 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 34 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 31 (type EXCL) for 30 DLCshifumi-PT-2a-CTLFireability-10
lola: time limit : 280 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/280 2/32 DLCshifumi-PT-2a-CTLFireability-10 399168 m, 79833 m/sec, 5093331 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/280 4/32 DLCshifumi-PT-2a-CTLFireability-10 788346 m, 77835 m/sec, 9967301 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/280 5/32 DLCshifumi-PT-2a-CTLFireability-10 1067316 m, 55794 m/sec, 14528955 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/280 6/32 DLCshifumi-PT-2a-CTLFireability-10 1355298 m, 57596 m/sec, 19023926 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/280 8/32 DLCshifumi-PT-2a-CTLFireability-10 1698797 m, 68699 m/sec, 23646060 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/280 9/32 DLCshifumi-PT-2a-CTLFireability-10 2026935 m, 65627 m/sec, 28046387 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/280 10/32 DLCshifumi-PT-2a-CTLFireability-10 2288901 m, 52393 m/sec, 32345954 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/280 11/32 DLCshifumi-PT-2a-CTLFireability-10 2543331 m, 50886 m/sec, 36582309 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/280 12/32 DLCshifumi-PT-2a-CTLFireability-10 2837207 m, 58775 m/sec, 40848337 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 50/280 14/32 DLCshifumi-PT-2a-CTLFireability-10 3128844 m, 58327 m/sec, 45184584 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 55/280 15/32 DLCshifumi-PT-2a-CTLFireability-10 3491321 m, 72495 m/sec, 49764641 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 60/280 17/32 DLCshifumi-PT-2a-CTLFireability-10 3846892 m, 71114 m/sec, 54152011 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 65/280 18/32 DLCshifumi-PT-2a-CTLFireability-10 4159818 m, 62585 m/sec, 58408810 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 70/280 19/32 DLCshifumi-PT-2a-CTLFireability-10 4453911 m, 58818 m/sec, 62726012 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 75/280 21/32 DLCshifumi-PT-2a-CTLFireability-10 4823211 m, 73860 m/sec, 67049773 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 80/280 22/32 DLCshifumi-PT-2a-CTLFireability-10 5177044 m, 70766 m/sec, 71431716 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 85/280 24/32 DLCshifumi-PT-2a-CTLFireability-10 5499555 m, 64502 m/sec, 75586918 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 90/280 25/32 DLCshifumi-PT-2a-CTLFireability-10 5807902 m, 61669 m/sec, 79915942 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 95/280 26/32 DLCshifumi-PT-2a-CTLFireability-10 6169038 m, 72227 m/sec, 84228680 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 100/280 28/32 DLCshifumi-PT-2a-CTLFireability-10 6530576 m, 72307 m/sec, 88576523 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 105/280 29/32 DLCshifumi-PT-2a-CTLFireability-10 6862424 m, 66369 m/sec, 92894018 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 110/280 31/32 DLCshifumi-PT-2a-CTLFireability-10 7178722 m, 63259 m/sec, 97254037 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 115/280 32/32 DLCshifumi-PT-2a-CTLFireability-10 7517543 m, 67764 m/sec, 101439022 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 31 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 28 (type EXCL) for 27 DLCshifumi-PT-2a-CTLFireability-09
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/295 5/32 DLCshifumi-PT-2a-CTLFireability-09 960412 m, 192082 m/sec, 4213892 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/295 8/32 DLCshifumi-PT-2a-CTLFireability-09 1885762 m, 185070 m/sec, 8188619 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/295 12/32 DLCshifumi-PT-2a-CTLFireability-09 2648970 m, 152641 m/sec, 11835363 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/295 16/32 DLCshifumi-PT-2a-CTLFireability-09 3575270 m, 185260 m/sec, 15647859 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/295 19/32 DLCshifumi-PT-2a-CTLFireability-09 4421270 m, 169200 m/sec, 19337625 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/295 23/32 DLCshifumi-PT-2a-CTLFireability-09 5402623 m, 196270 m/sec, 23141961 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/295 27/32 DLCshifumi-PT-2a-CTLFireability-09 6298762 m, 179227 m/sec, 26919314 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/295 31/32 DLCshifumi-PT-2a-CTLFireability-09 7166075 m, 173462 m/sec, 30675467 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 28 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 25 (type EXCL) for 24 DLCshifumi-PT-2a-CTLFireability-08
lola: time limit : 320 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/320 3/32 DLCshifumi-PT-2a-CTLFireability-08 521625 m, 104325 m/sec, 4802057 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/320 5/32 DLCshifumi-PT-2a-CTLFireability-08 1006385 m, 96952 m/sec, 9512520 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/320 7/32 DLCshifumi-PT-2a-CTLFireability-08 1480891 m, 94901 m/sec, 14022966 t fired, .

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/320 8/32 DLCshifumi-PT-2a-CTLFireability-08 1897351 m, 83292 m/sec, 18409358 t fired, .

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/320 11/32 DLCshifumi-PT-2a-CTLFireability-08 2420291 m, 104588 m/sec, 23144908 t fired, .

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/320 13/32 DLCshifumi-PT-2a-CTLFireability-08 2930108 m, 101963 m/sec, 27642946 t fired, .

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/320 15/32 DLCshifumi-PT-2a-CTLFireability-08 3397715 m, 93521 m/sec, 32185339 t fired, .

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/320 16/32 DLCshifumi-PT-2a-CTLFireability-08 3799431 m, 80343 m/sec, 36490713 t fired, .

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/320 18/32 DLCshifumi-PT-2a-CTLFireability-08 4188089 m, 77731 m/sec, 40674482 t fired, .

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/320 20/32 DLCshifumi-PT-2a-CTLFireability-08 4611655 m, 84713 m/sec, 45103109 t fired, .

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 55/320 22/32 DLCshifumi-PT-2a-CTLFireability-08 5036266 m, 84922 m/sec, 49462102 t fired, .

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 60/320 24/32 DLCshifumi-PT-2a-CTLFireability-08 5531766 m, 99100 m/sec, 53834340 t fired, .

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 65/320 26/32 DLCshifumi-PT-2a-CTLFireability-08 6060682 m, 105783 m/sec, 58295842 t fired, .

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 70/320 28/32 DLCshifumi-PT-2a-CTLFireability-08 6577361 m, 103335 m/sec, 62751108 t fired, .

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 75/320 30/32 DLCshifumi-PT-2a-CTLFireability-08 7033616 m, 91251 m/sec, 67162830 t fired, .

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 80/320 32/32 DLCshifumi-PT-2a-CTLFireability-08 7457026 m, 84682 m/sec, 71287598 t fired, .

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 25 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 21 DLCshifumi-PT-2a-CTLFireability-07
lola: time limit : 346 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/346 2/32 DLCshifumi-PT-2a-CTLFireability-07 353175 m, 70635 m/sec, 6086668 t fired, .

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/346 3/32 DLCshifumi-PT-2a-CTLFireability-07 681822 m, 65729 m/sec, 11734551 t fired, .

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/346 5/32 DLCshifumi-PT-2a-CTLFireability-07 970264 m, 57688 m/sec, 16991958 t fired, .

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/346 6/32 DLCshifumi-PT-2a-CTLFireability-07 1324554 m, 70858 m/sec, 22675992 t fired, .

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/346 7/32 DLCshifumi-PT-2a-CTLFireability-07 1638359 m, 62761 m/sec, 28118178 t fired, .

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/346 9/32 DLCshifumi-PT-2a-CTLFireability-07 1910445 m, 54417 m/sec, 33208229 t fired, .

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/346 10/32 DLCshifumi-PT-2a-CTLFireability-07 2187558 m, 55422 m/sec, 38345498 t fired, .

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/346 11/32 DLCshifumi-PT-2a-CTLFireability-07 2483965 m, 59281 m/sec, 43580543 t fired, .

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/346 12/32 DLCshifumi-PT-2a-CTLFireability-07 2849651 m, 73137 m/sec, 49255473 t fired, .

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/346 14/32 DLCshifumi-PT-2a-CTLFireability-07 3182575 m, 66584 m/sec, 54651412 t fired, .

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 56/346 15/32 DLCshifumi-PT-2a-CTLFireability-07 3487328 m, 60950 m/sec, 59772981 t fired, .

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 61/346 17/32 DLCshifumi-PT-2a-CTLFireability-07 3842392 m, 71012 m/sec, 65150206 t fired, .

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 66/346 18/32 DLCshifumi-PT-2a-CTLFireability-07 4195534 m, 70628 m/sec, 70487847 t fired, .

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 71/346 19/32 DLCshifumi-PT-2a-CTLFireability-07 4502602 m, 61413 m/sec, 75546478 t fired, .

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 76/346 21/32 DLCshifumi-PT-2a-CTLFireability-07 4864211 m, 72321 m/sec, 81050500 t fired, .

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 81/346 22/32 DLCshifumi-PT-2a-CTLFireability-07 5226874 m, 72532 m/sec, 86545762 t fired, .

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 86/346 24/32 DLCshifumi-PT-2a-CTLFireability-07 5568874 m, 68400 m/sec, 91968854 t fired, .

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 91/346 25/32 DLCshifumi-PT-2a-CTLFireability-07 5898821 m, 65989 m/sec, 96972054 t fired, .

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 96/346 27/32 DLCshifumi-PT-2a-CTLFireability-07 6194520 m, 59139 m/sec, 101897923 t fired, .

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 101/346 28/32 DLCshifumi-PT-2a-CTLFireability-07 6477339 m, 56563 m/sec, 106704231 t fired, .

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 106/346 29/32 DLCshifumi-PT-2a-CTLFireability-07 6788485 m, 62229 m/sec, 111789995 t fired, .

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 111/346 31/32 DLCshifumi-PT-2a-CTLFireability-07 7142300 m, 70763 m/sec, 117583270 t fired, .

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 116/346 32/32 DLCshifumi-PT-2a-CTLFireability-07 7459990 m, 63538 m/sec, 123020299 t fired, .

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 22 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 19 (type EXCL) for 18 DLCshifumi-PT-2a-CTLFireability-06
lola: time limit : 374 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-06
lola: result : false
lola: markings : 204
lola: fired transitions : 1730
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DLCshifumi-PT-2a-CTLFireability-05
lola: time limit : 427 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/427 5/32 DLCshifumi-PT-2a-CTLFireability-05 1032856 m, 206571 m/sec, 5577441 t fired, .

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/427 9/32 DLCshifumi-PT-2a-CTLFireability-05 2069937 m, 207416 m/sec, 10635617 t fired, .

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/427 13/32 DLCshifumi-PT-2a-CTLFireability-05 3103155 m, 206643 m/sec, 15977906 t fired, .

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/427 18/32 DLCshifumi-PT-2a-CTLFireability-05 4103847 m, 200138 m/sec, 21083838 t fired, .

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/427 22/32 DLCshifumi-PT-2a-CTLFireability-05 5110237 m, 201278 m/sec, 26005221 t fired, .

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/427 26/32 DLCshifumi-PT-2a-CTLFireability-05 6133283 m, 204609 m/sec, 30922946 t fired, .

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/427 30/32 DLCshifumi-PT-2a-CTLFireability-05 7119996 m, 197342 m/sec, 35940012 t fired, .

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 16 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 13 (type EXCL) for 12 DLCshifumi-PT-2a-CTLFireability-04
lola: time limit : 492 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/492 2/32 DLCshifumi-PT-2a-CTLFireability-04 322898 m, 64579 m/sec, 5223539 t fired, .

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/492 3/32 DLCshifumi-PT-2a-CTLFireability-04 628573 m, 61135 m/sec, 10140997 t fired, .

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/492 4/32 DLCshifumi-PT-2a-CTLFireability-04 899477 m, 54180 m/sec, 14811743 t fired, .

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/492 6/32 DLCshifumi-PT-2a-CTLFireability-04 1213507 m, 62806 m/sec, 19695062 t fired, .

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/492 7/32 DLCshifumi-PT-2a-CTLFireability-04 1530190 m, 63336 m/sec, 24553965 t fired, .

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/492 8/32 DLCshifumi-PT-2a-CTLFireability-04 1785059 m, 50973 m/sec, 29050297 t fired, .

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/492 9/32 DLCshifumi-PT-2a-CTLFireability-04 2040286 m, 51045 m/sec, 33621247 t fired, .

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/492 10/32 DLCshifumi-PT-2a-CTLFireability-04 2312047 m, 54352 m/sec, 38227316 t fired, .

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/492 11/32 DLCshifumi-PT-2a-CTLFireability-04 2614054 m, 60401 m/sec, 42940548 t fired, .

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/492 13/32 DLCshifumi-PT-2a-CTLFireability-04 2942373 m, 65663 m/sec, 47742427 t fired, .

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/492 14/32 DLCshifumi-PT-2a-CTLFireability-04 3239059 m, 59337 m/sec, 52339983 t fired, .

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/492 15/32 DLCshifumi-PT-2a-CTLFireability-04 3518390 m, 55866 m/sec, 56775338 t fired, .

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/492 17/32 DLCshifumi-PT-2a-CTLFireability-04 3849440 m, 66210 m/sec, 61416419 t fired, .

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/492 18/32 DLCshifumi-PT-2a-CTLFireability-04 4177454 m, 65602 m/sec, 66021868 t fired, .

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/492 19/32 DLCshifumi-PT-2a-CTLFireability-04 4466324 m, 57774 m/sec, 70460061 t fired, .

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 80/492 21/32 DLCshifumi-PT-2a-CTLFireability-04 4786537 m, 64042 m/sec, 75080097 t fired, .

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 85/492 22/32 DLCshifumi-PT-2a-CTLFireability-04 5125034 m, 67699 m/sec, 79902219 t fired, .

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 90/492 23/32 DLCshifumi-PT-2a-CTLFireability-04 5448005 m, 64594 m/sec, 84569127 t fired, .

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 95/492 25/32 DLCshifumi-PT-2a-CTLFireability-04 5769799 m, 64358 m/sec, 89224440 t fired, .

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 100/492 26/32 DLCshifumi-PT-2a-CTLFireability-04 6068627 m, 59765 m/sec, 93694073 t fired, .

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 105/492 27/32 DLCshifumi-PT-2a-CTLFireability-04 6331247 m, 52524 m/sec, 97899529 t fired, .

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 110/492 28/32 DLCshifumi-PT-2a-CTLFireability-04 6592131 m, 52176 m/sec, 102090594 t fired, .

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 115/492 30/32 DLCshifumi-PT-2a-CTLFireability-04 6912469 m, 64067 m/sec, 106903583 t fired, .

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 120/492 31/32 DLCshifumi-PT-2a-CTLFireability-04 7226725 m, 62851 m/sec, 111741396 t fired, .

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 125/492 32/32 DLCshifumi-PT-2a-CTLFireability-04 7508610 m, 56377 m/sec, 116319022 t fired, .

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 13 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 4 (type EXCL) for 3 DLCshifumi-PT-2a-CTLFireability-01
lola: time limit : 564 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/564 4/32 DLCshifumi-PT-2a-CTLFireability-01 728384 m, 145676 m/sec, 4908105 t fired, .

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/564 7/32 DLCshifumi-PT-2a-CTLFireability-01 1536471 m, 161617 m/sec, 10302775 t fired, .

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/564 10/32 DLCshifumi-PT-2a-CTLFireability-01 2333439 m, 159393 m/sec, 15665312 t fired, .

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/564 14/32 DLCshifumi-PT-2a-CTLFireability-01 3122005 m, 157713 m/sec, 20766776 t fired, .

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/564 17/32 DLCshifumi-PT-2a-CTLFireability-01 3897214 m, 155041 m/sec, 25664474 t fired, .

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/564 20/32 DLCshifumi-PT-2a-CTLFireability-01 4639824 m, 148522 m/sec, 30372312 t fired, .

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/564 23/32 DLCshifumi-PT-2a-CTLFireability-01 5429520 m, 157939 m/sec, 35669590 t fired, .

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/564 27/32 DLCshifumi-PT-2a-CTLFireability-01 6213243 m, 156744 m/sec, 40906485 t fired, .

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/564 30/32 DLCshifumi-PT-2a-CTLFireability-01 6986448 m, 154641 m/sec, 46114523 t fired, .

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-2a-CTLFireability-00: EFAG 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-2a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCshifumi-PT-2a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 45 (type EXCL) for 0 DLCshifumi-PT-2a-CTLFireability-00
lola: time limit : 693 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-00
lola: result : true
lola: markings : 6913
lola: fired transitions : 170785
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCshifumi-PT-2a-CTLFireability-02
lola: time limit : 924 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-02
lola: result : false
lola: markings : 2
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 DLCshifumi-PT-2a-CTLFireability-15
lola: time limit : 1387 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-15
lola: result : true
lola: markings : 2
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DLCshifumi-PT-2a-CTLFireability-12
lola: time limit : 2774 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for DLCshifumi-PT-2a-CTLFireability-12
lola: result : false
lola: markings : 121710
lola: fired transitions : 4237615
lola: time used : 2.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-2a-CTLFireability-00: EFAG false tscc_search
DLCshifumi-PT-2a-CTLFireability-01: CTL unknown AGGR
DLCshifumi-PT-2a-CTLFireability-02: CTL false CTL model checker
DLCshifumi-PT-2a-CTLFireability-03: CTL unknown AGGR
DLCshifumi-PT-2a-CTLFireability-04: CTL unknown AGGR
DLCshifumi-PT-2a-CTLFireability-05: CTL unknown AGGR
DLCshifumi-PT-2a-CTLFireability-06: CTL false CTL model checker
DLCshifumi-PT-2a-CTLFireability-07: CTL unknown AGGR
DLCshifumi-PT-2a-CTLFireability-08: CTL unknown AGGR
DLCshifumi-PT-2a-CTLFireability-09: CTL unknown AGGR
DLCshifumi-PT-2a-CTLFireability-10: CTL unknown AGGR
DLCshifumi-PT-2a-CTLFireability-11: CTL unknown AGGR
DLCshifumi-PT-2a-CTLFireability-12: CTL false CTL model checker
DLCshifumi-PT-2a-CTLFireability-14: CTL unknown AGGR
DLCshifumi-PT-2a-CTLFireability-15: CTL true CTL model checker


Time elapsed: 828 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-2a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCshifumi-PT-2a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478800794"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-2a.tgz
mv DLCshifumi-PT-2a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;