Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478700738.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-10b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478700738
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 5.4K Feb 25 18:52 CTLCardinality.txt
-rw-r--r-- 1 mcc users 52K Feb 25 18:52 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 25 18:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 18:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Feb 25 18:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 103K Feb 25 18:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 25 18:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Feb 25 18:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.5M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-10b-CTLFireability-00
FORMULA_NAME DLCround-PT-10b-CTLFireability-01
FORMULA_NAME DLCround-PT-10b-CTLFireability-02
FORMULA_NAME DLCround-PT-10b-CTLFireability-03
FORMULA_NAME DLCround-PT-10b-CTLFireability-04
FORMULA_NAME DLCround-PT-10b-CTLFireability-05
FORMULA_NAME DLCround-PT-10b-CTLFireability-06
FORMULA_NAME DLCround-PT-10b-CTLFireability-07
FORMULA_NAME DLCround-PT-10b-CTLFireability-08
FORMULA_NAME DLCround-PT-10b-CTLFireability-09
FORMULA_NAME DLCround-PT-10b-CTLFireability-10
FORMULA_NAME DLCround-PT-10b-CTLFireability-11
FORMULA_NAME DLCround-PT-10b-CTLFireability-12
FORMULA_NAME DLCround-PT-10b-CTLFireability-13
FORMULA_NAME DLCround-PT-10b-CTLFireability-14
FORMULA_NAME DLCround-PT-10b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678277611857

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-10b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 12:13:33] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 12:13:33] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 12:13:33] [INFO ] Load time of PNML (sax parser for PT used): 190 ms
[2023-03-08 12:13:33] [INFO ] Transformed 3924 places.
[2023-03-08 12:13:33] [INFO ] Transformed 6192 transitions.
[2023-03-08 12:13:33] [INFO ] Found NUPN structural information;
[2023-03-08 12:13:33] [INFO ] Parsed PT model containing 3924 places and 6192 transitions and 17304 arcs in 337 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 141 out of 3924 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3924/3924 places, 6192/6192 transitions.
Discarding 683 places :
Symmetric choice reduction at 0 with 683 rule applications. Total rules 683 place count 3241 transition count 5509
Iterating global reduction 0 with 683 rules applied. Total rules applied 1366 place count 3241 transition count 5509
Discarding 539 places :
Symmetric choice reduction at 0 with 539 rule applications. Total rules 1905 place count 2702 transition count 4970
Iterating global reduction 0 with 539 rules applied. Total rules applied 2444 place count 2702 transition count 4970
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 2453 place count 2702 transition count 4961
Discarding 63 places :
Symmetric choice reduction at 1 with 63 rule applications. Total rules 2516 place count 2639 transition count 4816
Iterating global reduction 1 with 63 rules applied. Total rules applied 2579 place count 2639 transition count 4816
Discarding 36 places :
Symmetric choice reduction at 1 with 36 rule applications. Total rules 2615 place count 2603 transition count 4780
Iterating global reduction 1 with 36 rules applied. Total rules applied 2651 place count 2603 transition count 4780
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 2655 place count 2603 transition count 4776
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 2676 place count 2582 transition count 4755
Iterating global reduction 2 with 21 rules applied. Total rules applied 2697 place count 2582 transition count 4755
Discarding 20 places :
Symmetric choice reduction at 2 with 20 rule applications. Total rules 2717 place count 2562 transition count 4735
Iterating global reduction 2 with 20 rules applied. Total rules applied 2737 place count 2562 transition count 4735
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 2756 place count 2543 transition count 4716
Iterating global reduction 2 with 19 rules applied. Total rules applied 2775 place count 2543 transition count 4716
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 2786 place count 2532 transition count 4705
Iterating global reduction 2 with 11 rules applied. Total rules applied 2797 place count 2532 transition count 4705
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 2804 place count 2525 transition count 4698
Iterating global reduction 2 with 7 rules applied. Total rules applied 2811 place count 2525 transition count 4698
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 2818 place count 2518 transition count 4691
Iterating global reduction 2 with 7 rules applied. Total rules applied 2825 place count 2518 transition count 4691
Applied a total of 2825 rules in 1973 ms. Remains 2518 /3924 variables (removed 1406) and now considering 4691/6192 (removed 1501) transitions.
// Phase 1: matrix 4691 rows 2518 cols
[2023-03-08 12:13:35] [INFO ] Computed 213 place invariants in 42 ms
[2023-03-08 12:13:36] [INFO ] Implicit Places using invariants in 1033 ms returned []
[2023-03-08 12:13:36] [INFO ] Invariant cache hit.
[2023-03-08 12:13:38] [INFO ] Implicit Places using invariants and state equation in 1209 ms returned []
Implicit Place search using SMT with State Equation took 2269 ms to find 0 implicit places.
[2023-03-08 12:13:38] [INFO ] Invariant cache hit.
[2023-03-08 12:13:41] [INFO ] Dead Transitions using invariants and state equation in 3107 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 2518/3924 places, 4691/6192 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7366 ms. Remains : 2518/3924 places, 4691/6192 transitions.
Support contains 141 out of 2518 places after structural reductions.
[2023-03-08 12:13:41] [INFO ] Flatten gal took : 264 ms
[2023-03-08 12:13:41] [INFO ] Flatten gal took : 172 ms
[2023-03-08 12:13:42] [INFO ] Input system was already deterministic with 4691 transitions.
Support contains 138 out of 2518 places (down from 141) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 533 ms. (steps per millisecond=18 ) properties (out of 73) seen :39
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Running SMT prover for 34 properties.
[2023-03-08 12:13:43] [INFO ] Invariant cache hit.
[2023-03-08 12:13:44] [INFO ] [Real]Absence check using 213 positive place invariants in 184 ms returned sat
[2023-03-08 12:13:45] [INFO ] After 2462ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:34
[2023-03-08 12:13:47] [INFO ] [Nat]Absence check using 213 positive place invariants in 172 ms returned sat
[2023-03-08 12:13:53] [INFO ] After 5290ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :34
[2023-03-08 12:14:01] [INFO ] After 13100ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :34
Attempting to minimize the solution found.
Minimization took 3746 ms.
[2023-03-08 12:14:05] [INFO ] After 19755ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :34
Fused 34 Parikh solutions to 32 different solutions.
Parikh walk visited 21 properties in 2503 ms.
Support contains 32 out of 2518 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Graph (trivial) has 2160 edges and 2518 vertex of which 549 / 2518 are part of one of the 49 SCC in 9 ms
Free SCC test removed 500 places
Drop transitions removed 571 transitions
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 584 transitions.
Drop transitions removed 388 transitions
Trivial Post-agglo rules discarded 388 transitions
Performed 388 trivial Post agglomeration. Transition count delta: 388
Iterating post reduction 0 with 388 rules applied. Total rules applied 389 place count 2018 transition count 3719
Reduce places removed 388 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 434 rules applied. Total rules applied 823 place count 1630 transition count 3673
Reduce places removed 30 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 2 with 35 rules applied. Total rules applied 858 place count 1600 transition count 3668
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 3 with 5 rules applied. Total rules applied 863 place count 1595 transition count 3668
Performed 209 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 209 Pre rules applied. Total rules applied 863 place count 1595 transition count 3459
Deduced a syphon composed of 209 places in 15 ms
Reduce places removed 209 places and 0 transitions.
Iterating global reduction 4 with 418 rules applied. Total rules applied 1281 place count 1386 transition count 3459
Discarding 86 places :
Symmetric choice reduction at 4 with 86 rule applications. Total rules 1367 place count 1300 transition count 2872
Iterating global reduction 4 with 86 rules applied. Total rules applied 1453 place count 1300 transition count 2872
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 1455 place count 1300 transition count 2870
Performed 21 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 21 Pre rules applied. Total rules applied 1455 place count 1300 transition count 2849
Deduced a syphon composed of 21 places in 13 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 5 with 42 rules applied. Total rules applied 1497 place count 1279 transition count 2849
Performed 483 Post agglomeration using F-continuation condition with reduction of 10 identical transitions.
Deduced a syphon composed of 483 places in 1 ms
Reduce places removed 483 places and 0 transitions.
Iterating global reduction 5 with 966 rules applied. Total rules applied 2463 place count 796 transition count 2356
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 5 with 9 rules applied. Total rules applied 2472 place count 796 transition count 2347
Renaming transitions due to excessive name length > 1024 char.
Discarding 27 places :
Symmetric choice reduction at 6 with 27 rule applications. Total rules 2499 place count 769 transition count 1981
Iterating global reduction 6 with 27 rules applied. Total rules applied 2526 place count 769 transition count 1981
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 22 transitions.
Iterating post reduction 6 with 22 rules applied. Total rules applied 2548 place count 769 transition count 1959
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 7 with 4 rules applied. Total rules applied 2552 place count 767 transition count 1957
Performed 39 Post agglomeration using F-continuation condition.Transition count delta: -433
Deduced a syphon composed of 39 places in 1 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 7 with 78 rules applied. Total rules applied 2630 place count 728 transition count 2390
Drop transitions removed 4 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 7 with 5 rules applied. Total rules applied 2635 place count 728 transition count 2385
Discarding 17 places :
Symmetric choice reduction at 8 with 17 rule applications. Total rules 2652 place count 711 transition count 1915
Iterating global reduction 8 with 17 rules applied. Total rules applied 2669 place count 711 transition count 1915
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 8 with 14 rules applied. Total rules applied 2683 place count 711 transition count 1901
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -9
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 2685 place count 710 transition count 1910
Drop transitions removed 147 transitions
Redundant transition composition rules discarded 147 transitions
Iterating global reduction 9 with 147 rules applied. Total rules applied 2832 place count 710 transition count 1763
Discarding 8 places :
Symmetric choice reduction at 9 with 8 rule applications. Total rules 2840 place count 702 transition count 1651
Iterating global reduction 9 with 8 rules applied. Total rules applied 2848 place count 702 transition count 1651
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 9 with 8 rules applied. Total rules applied 2856 place count 702 transition count 1643
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -30
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 10 with 6 rules applied. Total rules applied 2862 place count 699 transition count 1673
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 10 with 1 rules applied. Total rules applied 2863 place count 699 transition count 1672
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 11 with 10 rules applied. Total rules applied 2873 place count 699 transition count 1662
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 2875 place count 698 transition count 1675
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 2877 place count 698 transition count 1673
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 12 with 10 rules applied. Total rules applied 2887 place count 698 transition count 1663
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 2889 place count 697 transition count 1675
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 12 with 1 rules applied. Total rules applied 2890 place count 697 transition count 1674
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 13 with 11 rules applied. Total rules applied 2901 place count 697 transition count 1663
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 2903 place count 696 transition count 1675
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 13 with 1 rules applied. Total rules applied 2904 place count 696 transition count 1674
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 14 with 10 rules applied. Total rules applied 2914 place count 696 transition count 1664
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 2916 place count 695 transition count 1677
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 14 with 2 rules applied. Total rules applied 2918 place count 695 transition count 1675
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 15 with 10 rules applied. Total rules applied 2928 place count 695 transition count 1665
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 15 with 2 rules applied. Total rules applied 2930 place count 694 transition count 1678
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 15 with 1 rules applied. Total rules applied 2931 place count 694 transition count 1677
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 16 with 11 rules applied. Total rules applied 2942 place count 694 transition count 1666
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 16 with 2 rules applied. Total rules applied 2944 place count 693 transition count 1678
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 16 with 1 rules applied. Total rules applied 2945 place count 693 transition count 1677
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 17 with 10 rules applied. Total rules applied 2955 place count 693 transition count 1667
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 2957 place count 692 transition count 1680
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 17 with 2 rules applied. Total rules applied 2959 place count 692 transition count 1678
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 18 with 10 rules applied. Total rules applied 2969 place count 692 transition count 1668
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 18 with 2 rules applied. Total rules applied 2971 place count 691 transition count 1681
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 18 with 2 rules applied. Total rules applied 2973 place count 691 transition count 1679
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 19 with 10 rules applied. Total rules applied 2983 place count 691 transition count 1669
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 19 with 2 rules applied. Total rules applied 2985 place count 690 transition count 1682
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 19 with 2 rules applied. Total rules applied 2987 place count 690 transition count 1680
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 20 with 10 rules applied. Total rules applied 2997 place count 690 transition count 1670
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 20 with 2 rules applied. Total rules applied 2999 place count 689 transition count 1683
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 20 with 2 rules applied. Total rules applied 3001 place count 689 transition count 1681
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 21 with 10 rules applied. Total rules applied 3011 place count 689 transition count 1671
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 21 with 2 rules applied. Total rules applied 3013 place count 688 transition count 1684
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 21 with 2 rules applied. Total rules applied 3015 place count 688 transition count 1682
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 22 with 10 rules applied. Total rules applied 3025 place count 688 transition count 1672
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 22 with 2 rules applied. Total rules applied 3027 place count 687 transition count 1684
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 22 with 1 rules applied. Total rules applied 3028 place count 687 transition count 1683
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 23 with 10 rules applied. Total rules applied 3038 place count 687 transition count 1673
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 23 with 2 rules applied. Total rules applied 3040 place count 686 transition count 1686
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 23 with 2 rules applied. Total rules applied 3042 place count 686 transition count 1684
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 24 with 10 rules applied. Total rules applied 3052 place count 686 transition count 1674
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 24 with 2 rules applied. Total rules applied 3054 place count 685 transition count 1686
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 24 with 1 rules applied. Total rules applied 3055 place count 685 transition count 1685
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 25 with 11 rules applied. Total rules applied 3066 place count 685 transition count 1674
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 25 with 2 rules applied. Total rules applied 3068 place count 684 transition count 1686
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 25 with 1 rules applied. Total rules applied 3069 place count 684 transition count 1685
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 26 with 10 rules applied. Total rules applied 3079 place count 684 transition count 1675
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 26 with 2 rules applied. Total rules applied 3081 place count 683 transition count 1688
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 26 with 2 rules applied. Total rules applied 3083 place count 683 transition count 1686
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 27 with 10 rules applied. Total rules applied 3093 place count 683 transition count 1676
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 27 with 2 rules applied. Total rules applied 3095 place count 682 transition count 1689
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 27 with 2 rules applied. Total rules applied 3097 place count 682 transition count 1687
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 28 with 10 rules applied. Total rules applied 3107 place count 682 transition count 1677
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 28 with 2 rules applied. Total rules applied 3109 place count 681 transition count 1689
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 28 with 1 rules applied. Total rules applied 3110 place count 681 transition count 1688
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 29 with 10 rules applied. Total rules applied 3120 place count 681 transition count 1678
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 3122 place count 680 transition count 1691
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 29 with 2 rules applied. Total rules applied 3124 place count 680 transition count 1689
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 30 with 10 rules applied. Total rules applied 3134 place count 680 transition count 1679
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 30 with 2 rules applied. Total rules applied 3136 place count 679 transition count 1691
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 30 with 1 rules applied. Total rules applied 3137 place count 679 transition count 1690
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 31 with 11 rules applied. Total rules applied 3148 place count 679 transition count 1679
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 3150 place count 678 transition count 1692
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 31 with 2 rules applied. Total rules applied 3152 place count 678 transition count 1690
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 32 with 10 rules applied. Total rules applied 3162 place count 678 transition count 1680
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 32 with 2 rules applied. Total rules applied 3164 place count 677 transition count 1692
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 32 with 1 rules applied. Total rules applied 3165 place count 677 transition count 1691
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 33 with 10 rules applied. Total rules applied 3175 place count 677 transition count 1681
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 33 with 2 rules applied. Total rules applied 3177 place count 676 transition count 1694
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 33 with 2 rules applied. Total rules applied 3179 place count 676 transition count 1692
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 34 with 10 rules applied. Total rules applied 3189 place count 676 transition count 1682
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 34 with 2 rules applied. Total rules applied 3191 place count 675 transition count 1695
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 34 with 1 rules applied. Total rules applied 3192 place count 675 transition count 1694
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 35 with 11 rules applied. Total rules applied 3203 place count 675 transition count 1683
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 35 with 2 rules applied. Total rules applied 3205 place count 674 transition count 1696
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 35 with 2 rules applied. Total rules applied 3207 place count 674 transition count 1694
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 36 with 10 rules applied. Total rules applied 3217 place count 674 transition count 1684
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 36 with 2 rules applied. Total rules applied 3219 place count 673 transition count 1696
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 36 with 1 rules applied. Total rules applied 3220 place count 673 transition count 1695
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 37 with 10 rules applied. Total rules applied 3230 place count 673 transition count 1685
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 37 with 2 rules applied. Total rules applied 3232 place count 672 transition count 1698
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 37 with 2 rules applied. Total rules applied 3234 place count 672 transition count 1696
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 38 with 10 rules applied. Total rules applied 3244 place count 672 transition count 1686
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 38 with 2 rules applied. Total rules applied 3246 place count 671 transition count 1698
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 38 with 1 rules applied. Total rules applied 3247 place count 671 transition count 1697
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 39 with 11 rules applied. Total rules applied 3258 place count 671 transition count 1686
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 39 with 2 rules applied. Total rules applied 3260 place count 670 transition count 1699
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 39 with 2 rules applied. Total rules applied 3262 place count 670 transition count 1697
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 40 with 10 rules applied. Total rules applied 3272 place count 670 transition count 1687
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 40 with 2 rules applied. Total rules applied 3274 place count 669 transition count 1699
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 40 with 1 rules applied. Total rules applied 3275 place count 669 transition count 1698
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 41 with 10 rules applied. Total rules applied 3285 place count 669 transition count 1688
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 41 with 2 rules applied. Total rules applied 3287 place count 668 transition count 1701
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 41 with 2 rules applied. Total rules applied 3289 place count 668 transition count 1699
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 42 with 10 rules applied. Total rules applied 3299 place count 668 transition count 1689
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 42 with 2 rules applied. Total rules applied 3301 place count 667 transition count 1702
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 42 with 1 rules applied. Total rules applied 3302 place count 667 transition count 1701
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 43 with 11 rules applied. Total rules applied 3313 place count 667 transition count 1690
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 43 with 2 rules applied. Total rules applied 3315 place count 666 transition count 1703
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 43 with 2 rules applied. Total rules applied 3317 place count 666 transition count 1701
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 44 with 10 rules applied. Total rules applied 3327 place count 666 transition count 1691
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 44 with 2 rules applied. Total rules applied 3329 place count 665 transition count 1703
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 44 with 1 rules applied. Total rules applied 3330 place count 665 transition count 1702
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 45 with 10 rules applied. Total rules applied 3340 place count 665 transition count 1692
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 45 with 2 rules applied. Total rules applied 3342 place count 664 transition count 1705
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 45 with 2 rules applied. Total rules applied 3344 place count 664 transition count 1703
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 46 with 10 rules applied. Total rules applied 3354 place count 664 transition count 1693
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 46 with 2 rules applied. Total rules applied 3356 place count 663 transition count 1705
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 46 with 1 rules applied. Total rules applied 3357 place count 663 transition count 1704
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 47 with 11 rules applied. Total rules applied 3368 place count 663 transition count 1693
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 47 with 2 rules applied. Total rules applied 3370 place count 662 transition count 1706
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 47 with 2 rules applied. Total rules applied 3372 place count 662 transition count 1704
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 48 with 10 rules applied. Total rules applied 3382 place count 662 transition count 1694
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 48 with 2 rules applied. Total rules applied 3384 place count 661 transition count 1706
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 48 with 1 rules applied. Total rules applied 3385 place count 661 transition count 1705
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 49 with 10 rules applied. Total rules applied 3395 place count 661 transition count 1695
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 49 with 2 rules applied. Total rules applied 3397 place count 660 transition count 1708
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 49 with 2 rules applied. Total rules applied 3399 place count 660 transition count 1706
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 50 with 10 rules applied. Total rules applied 3409 place count 660 transition count 1696
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 50 with 2 rules applied. Total rules applied 3411 place count 659 transition count 1709
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 50 with 1 rules applied. Total rules applied 3412 place count 659 transition count 1708
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 51 with 11 rules applied. Total rules applied 3423 place count 659 transition count 1697
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 51 with 2 rules applied. Total rules applied 3425 place count 658 transition count 1710
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 51 with 2 rules applied. Total rules applied 3427 place count 658 transition count 1708
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 52 with 10 rules applied. Total rules applied 3437 place count 658 transition count 1698
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 52 with 2 rules applied. Total rules applied 3439 place count 657 transition count 1711
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 52 with 2 rules applied. Total rules applied 3441 place count 657 transition count 1709
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 53 with 10 rules applied. Total rules applied 3451 place count 657 transition count 1699
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 53 with 2 rules applied. Total rules applied 3453 place count 656 transition count 1712
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 53 with 2 rules applied. Total rules applied 3455 place count 656 transition count 1710
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 54 with 10 rules applied. Total rules applied 3465 place count 656 transition count 1700
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 54 with 2 rules applied. Total rules applied 3467 place count 655 transition count 1713
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 54 with 2 rules applied. Total rules applied 3469 place count 655 transition count 1711
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 55 with 10 rules applied. Total rules applied 3479 place count 655 transition count 1701
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 55 with 2 rules applied. Total rules applied 3481 place count 654 transition count 1714
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 55 with 2 rules applied. Total rules applied 3483 place count 654 transition count 1712
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 56 with 10 rules applied. Total rules applied 3493 place count 654 transition count 1702
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 56 with 2 rules applied. Total rules applied 3495 place count 653 transition count 1714
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 56 with 1 rules applied. Total rules applied 3496 place count 653 transition count 1713
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 57 with 10 rules applied. Total rules applied 3506 place count 653 transition count 1703
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 57 with 2 rules applied. Total rules applied 3508 place count 652 transition count 1716
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 57 with 2 rules applied. Total rules applied 3510 place count 652 transition count 1714
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 58 with 10 rules applied. Total rules applied 3520 place count 652 transition count 1704
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 58 with 2 rules applied. Total rules applied 3522 place count 651 transition count 1716
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 58 with 1 rules applied. Total rules applied 3523 place count 651 transition count 1715
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 59 with 11 rules applied. Total rules applied 3534 place count 651 transition count 1704
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 59 with 2 rules applied. Total rules applied 3536 place count 650 transition count 1717
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 59 with 2 rules applied. Total rules applied 3538 place count 650 transition count 1715
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 60 with 10 rules applied. Total rules applied 3548 place count 650 transition count 1705
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 60 with 2 rules applied. Total rules applied 3550 place count 649 transition count 1717
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 60 with 1 rules applied. Total rules applied 3551 place count 649 transition count 1716
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 61 with 10 rules applied. Total rules applied 3561 place count 649 transition count 1706
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 61 with 2 rules applied. Total rules applied 3563 place count 648 transition count 1719
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 61 with 2 rules applied. Total rules applied 3565 place count 648 transition count 1717
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 62 with 10 rules applied. Total rules applied 3575 place count 648 transition count 1707
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 62 with 2 rules applied. Total rules applied 3577 place count 647 transition count 1720
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 62 with 1 rules applied. Total rules applied 3578 place count 647 transition count 1719
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 63 with 11 rules applied. Total rules applied 3589 place count 647 transition count 1708
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -11
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 63 with 2 rules applied. Total rules applied 3591 place count 646 transition count 1719
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 63 with 1 rules applied. Total rules applied 3592 place count 646 transition count 1718
Free-agglomeration rule applied 311 times with reduction of 118 identical transitions.
Iterating global reduction 63 with 311 rules applied. Total rules applied 3903 place count 646 transition count 1289
Reduce places removed 311 places and 0 transitions.
Drop transitions removed 444 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 446 transitions.
Graph (complete) has 1057 edges and 335 vertex of which 293 are kept as prefixes of interest. Removing 42 places using SCC suffix rule.1 ms
Discarding 42 places :
Also discarding 0 output transitions
Iterating post reduction 63 with 758 rules applied. Total rules applied 4661 place count 293 transition count 843
Discarding 42 places :
Symmetric choice reduction at 64 with 42 rule applications. Total rules 4703 place count 251 transition count 728
Iterating global reduction 64 with 42 rules applied. Total rules applied 4745 place count 251 transition count 728
Drop transitions removed 80 transitions
Redundant transition composition rules discarded 80 transitions
Iterating global reduction 64 with 80 rules applied. Total rules applied 4825 place count 251 transition count 648
Free-agglomeration rule applied 1 times.
Iterating global reduction 64 with 1 rules applied. Total rules applied 4826 place count 251 transition count 647
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 8 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 64 with 11 rules applied. Total rules applied 4837 place count 250 transition count 637
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 65 with 3 rules applied. Total rules applied 4840 place count 250 transition count 637
Applied a total of 4840 rules in 3934 ms. Remains 250 /2518 variables (removed 2268) and now considering 637/4691 (removed 4054) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3934 ms. Remains : 250/2518 places, 637/4691 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 100 ms. (steps per millisecond=100 ) properties (out of 13) seen :12
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 12:14:11] [INFO ] Flow matrix only has 328 transitions (discarded 309 similar events)
// Phase 1: matrix 328 rows 250 cols
[2023-03-08 12:14:11] [INFO ] Computed 129 place invariants in 10 ms
[2023-03-08 12:14:11] [INFO ] [Real]Absence check using 129 positive place invariants in 15 ms returned sat
[2023-03-08 12:14:12] [INFO ] After 158ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 12:14:12] [INFO ] [Nat]Absence check using 129 positive place invariants in 14 ms returned sat
[2023-03-08 12:14:12] [INFO ] After 87ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 12:14:12] [INFO ] State equation strengthened by 138 read => feed constraints.
[2023-03-08 12:14:12] [INFO ] After 28ms SMT Verify possible using 138 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 12:14:12] [INFO ] After 52ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 14 ms.
[2023-03-08 12:14:12] [INFO ] After 221ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 4 out of 250 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 250/250 places, 637/637 transitions.
Graph (trivial) has 59 edges and 250 vertex of which 6 / 250 are part of one of the 3 SCC in 1 ms
Free SCC test removed 3 places
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Graph (complete) has 876 edges and 247 vertex of which 213 are kept as prefixes of interest. Removing 34 places using SCC suffix rule.0 ms
Discarding 34 places :
Also discarding 69 output transitions
Drop transitions removed 69 transitions
Drop transitions removed 29 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 30 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 31 rules applied. Total rules applied 33 place count 213 transition count 531
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 34 place count 212 transition count 531
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 6 Pre rules applied. Total rules applied 34 place count 212 transition count 525
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 2 with 12 rules applied. Total rules applied 46 place count 206 transition count 525
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 53 place count 206 transition count 518
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 67 place count 192 transition count 472
Iterating global reduction 3 with 14 rules applied. Total rules applied 81 place count 192 transition count 472
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 85 place count 192 transition count 468
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 86 place count 191 transition count 462
Iterating global reduction 4 with 1 rules applied. Total rules applied 87 place count 191 transition count 462
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 88 place count 191 transition count 461
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 5 with 8 rules applied. Total rules applied 96 place count 187 transition count 457
Drop transitions removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Graph (complete) has 619 edges and 187 vertex of which 186 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 0 output transitions
Iterating post reduction 5 with 11 rules applied. Total rules applied 107 place count 186 transition count 447
Discarding 9 places :
Symmetric choice reduction at 6 with 9 rule applications. Total rules 116 place count 177 transition count 411
Iterating global reduction 6 with 9 rules applied. Total rules applied 125 place count 177 transition count 411
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 128 place count 177 transition count 408
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: -31
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 7 with 10 rules applied. Total rules applied 138 place count 172 transition count 439
Drop transitions removed 24 transitions
Reduce isomorphic transitions removed 24 transitions.
Iterating post reduction 7 with 24 rules applied. Total rules applied 162 place count 172 transition count 415
Discarding 1 places :
Symmetric choice reduction at 8 with 1 rule applications. Total rules 163 place count 171 transition count 407
Iterating global reduction 8 with 1 rules applied. Total rules applied 164 place count 171 transition count 407
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 165 place count 171 transition count 406
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 9 with 10 rules applied. Total rules applied 175 place count 171 transition count 396
Free-agglomeration rule applied 12 times with reduction of 1 identical transitions.
Iterating global reduction 9 with 12 rules applied. Total rules applied 187 place count 171 transition count 383
Reduce places removed 12 places and 0 transitions.
Drop transitions removed 63 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 64 transitions.
Graph (complete) has 487 edges and 159 vertex of which 66 are kept as prefixes of interest. Removing 93 places using SCC suffix rule.1 ms
Discarding 93 places :
Also discarding 160 output transitions
Drop transitions removed 160 transitions
Iterating post reduction 9 with 77 rules applied. Total rules applied 264 place count 66 transition count 159
Drop transitions removed 40 transitions
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 47 transitions.
Iterating post reduction 10 with 47 rules applied. Total rules applied 311 place count 66 transition count 112
Discarding 12 places :
Symmetric choice reduction at 11 with 12 rule applications. Total rules 323 place count 54 transition count 94
Iterating global reduction 11 with 12 rules applied. Total rules applied 335 place count 54 transition count 94
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 336 place count 53 transition count 93
Reduce places removed 12 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Graph (trivial) has 18 edges and 41 vertex of which 4 / 41 are part of one of the 2 SCC in 0 ms
Free SCC test removed 2 places
Iterating post reduction 11 with 18 rules applied. Total rules applied 354 place count 39 transition count 88
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 18 transitions
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 32 transitions.
Graph (complete) has 64 edges and 38 vertex of which 26 are kept as prefixes of interest. Removing 12 places using SCC suffix rule.1 ms
Discarding 12 places :
Also discarding 6 output transitions
Drop transitions removed 6 transitions
Iterating post reduction 12 with 34 rules applied. Total rules applied 388 place count 26 transition count 50
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 13 with 6 rules applied. Total rules applied 394 place count 26 transition count 44
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 14 with 21 rules applied. Total rules applied 415 place count 12 transition count 37
Drop transitions removed 7 transitions
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 14 with 21 rules applied. Total rules applied 436 place count 12 transition count 16
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 15 with 2 rules applied. Total rules applied 438 place count 12 transition count 14
Graph (complete) has 17 edges and 12 vertex of which 10 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.0 ms
Discarding 2 places :
Also discarding 0 output transitions
Iterating post reduction 15 with 1 rules applied. Total rules applied 439 place count 10 transition count 14
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 16 with 2 rules applied. Total rules applied 441 place count 10 transition count 12
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 17 with 1 Pre rules applied. Total rules applied 441 place count 10 transition count 11
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 443 place count 9 transition count 11
Applied a total of 443 rules in 73 ms. Remains 9 /250 variables (removed 241) and now considering 11/637 (removed 626) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 73 ms. Remains : 9/250 places, 11/637 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 1) seen :0
Finished Best-First random walk after 20 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=20 )
[2023-03-08 12:14:12] [INFO ] Flatten gal took : 122 ms
[2023-03-08 12:14:12] [INFO ] Flatten gal took : 127 ms
[2023-03-08 12:14:12] [INFO ] Input system was already deterministic with 4691 transitions.
Computed a total of 431 stabilizing places and 431 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Graph (trivial) has 2205 edges and 2518 vertex of which 583 / 2518 are part of one of the 48 SCC in 2 ms
Free SCC test removed 535 places
Ensure Unique test removed 576 transitions
Reduce isomorphic transitions removed 576 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 390 transitions
Trivial Post-agglo rules discarded 390 transitions
Performed 390 trivial Post agglomeration. Transition count delta: 390
Iterating post reduction 0 with 390 rules applied. Total rules applied 391 place count 1982 transition count 3724
Reduce places removed 390 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 437 rules applied. Total rules applied 828 place count 1592 transition count 3677
Reduce places removed 30 places and 0 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 858 place count 1562 transition count 3677
Performed 203 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 203 Pre rules applied. Total rules applied 858 place count 1562 transition count 3474
Deduced a syphon composed of 203 places in 17 ms
Reduce places removed 203 places and 0 transitions.
Iterating global reduction 3 with 406 rules applied. Total rules applied 1264 place count 1359 transition count 3474
Discarding 101 places :
Symmetric choice reduction at 3 with 101 rule applications. Total rules 1365 place count 1258 transition count 2807
Iterating global reduction 3 with 101 rules applied. Total rules applied 1466 place count 1258 transition count 2807
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 1468 place count 1258 transition count 2805
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 23 Pre rules applied. Total rules applied 1468 place count 1258 transition count 2782
Deduced a syphon composed of 23 places in 44 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 4 with 46 rules applied. Total rules applied 1514 place count 1235 transition count 2782
Performed 436 Post agglomeration using F-continuation condition.Transition count delta: 436
Deduced a syphon composed of 436 places in 5 ms
Reduce places removed 436 places and 0 transitions.
Iterating global reduction 4 with 872 rules applied. Total rules applied 2386 place count 799 transition count 2346
Renaming transitions due to excessive name length > 1024 char.
Discarding 33 places :
Symmetric choice reduction at 4 with 33 rule applications. Total rules 2419 place count 766 transition count 1902
Iterating global reduction 4 with 33 rules applied. Total rules applied 2452 place count 766 transition count 1902
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 4 with 27 rules applied. Total rules applied 2479 place count 766 transition count 1875
Drop transitions removed 22 transitions
Redundant transition composition rules discarded 22 transitions
Iterating global reduction 5 with 22 rules applied. Total rules applied 2501 place count 766 transition count 1853
Drop transitions removed 11 transitions
Trivial Post-agglo rules discarded 11 transitions
Performed 11 trivial Post agglomeration. Transition count delta: 11
Iterating post reduction 5 with 11 rules applied. Total rules applied 2512 place count 766 transition count 1842
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 6 with 11 rules applied. Total rules applied 2523 place count 755 transition count 1842
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 2524 place count 755 transition count 1842
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 2525 place count 755 transition count 1841
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2527 place count 753 transition count 1839
Applied a total of 2527 rules in 636 ms. Remains 753 /2518 variables (removed 1765) and now considering 1839/4691 (removed 2852) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 639 ms. Remains : 753/2518 places, 1839/4691 transitions.
[2023-03-08 12:14:13] [INFO ] Flatten gal took : 46 ms
[2023-03-08 12:14:13] [INFO ] Flatten gal took : 45 ms
[2023-03-08 12:14:13] [INFO ] Input system was already deterministic with 1839 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Graph (trivial) has 2207 edges and 2518 vertex of which 583 / 2518 are part of one of the 48 SCC in 1 ms
Free SCC test removed 535 places
Ensure Unique test removed 576 transitions
Reduce isomorphic transitions removed 576 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 390 transitions
Trivial Post-agglo rules discarded 390 transitions
Performed 390 trivial Post agglomeration. Transition count delta: 390
Iterating post reduction 0 with 390 rules applied. Total rules applied 391 place count 1982 transition count 3724
Reduce places removed 390 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 437 rules applied. Total rules applied 828 place count 1592 transition count 3677
Reduce places removed 30 places and 0 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 858 place count 1562 transition count 3677
Performed 203 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 203 Pre rules applied. Total rules applied 858 place count 1562 transition count 3474
Deduced a syphon composed of 203 places in 18 ms
Reduce places removed 203 places and 0 transitions.
Iterating global reduction 3 with 406 rules applied. Total rules applied 1264 place count 1359 transition count 3474
Discarding 102 places :
Symmetric choice reduction at 3 with 102 rule applications. Total rules 1366 place count 1257 transition count 2793
Iterating global reduction 3 with 102 rules applied. Total rules applied 1468 place count 1257 transition count 2793
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 1470 place count 1257 transition count 2791
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 23 Pre rules applied. Total rules applied 1470 place count 1257 transition count 2768
Deduced a syphon composed of 23 places in 14 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 4 with 46 rules applied. Total rules applied 1516 place count 1234 transition count 2768
Performed 436 Post agglomeration using F-continuation condition.Transition count delta: 436
Deduced a syphon composed of 436 places in 1 ms
Reduce places removed 436 places and 0 transitions.
Iterating global reduction 4 with 872 rules applied. Total rules applied 2388 place count 798 transition count 2332
Renaming transitions due to excessive name length > 1024 char.
Discarding 33 places :
Symmetric choice reduction at 4 with 33 rule applications. Total rules 2421 place count 765 transition count 1888
Iterating global reduction 4 with 33 rules applied. Total rules applied 2454 place count 765 transition count 1888
Ensure Unique test removed 28 transitions
Reduce isomorphic transitions removed 28 transitions.
Iterating post reduction 4 with 28 rules applied. Total rules applied 2482 place count 765 transition count 1860
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 5 with 21 rules applied. Total rules applied 2503 place count 765 transition count 1839
Drop transitions removed 11 transitions
Trivial Post-agglo rules discarded 11 transitions
Performed 11 trivial Post agglomeration. Transition count delta: 11
Iterating post reduction 5 with 11 rules applied. Total rules applied 2514 place count 765 transition count 1828
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 6 with 11 rules applied. Total rules applied 2525 place count 754 transition count 1828
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2527 place count 752 transition count 1826
Applied a total of 2527 rules in 363 ms. Remains 752 /2518 variables (removed 1766) and now considering 1826/4691 (removed 2865) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 365 ms. Remains : 752/2518 places, 1826/4691 transitions.
[2023-03-08 12:14:14] [INFO ] Flatten gal took : 40 ms
[2023-03-08 12:14:14] [INFO ] Flatten gal took : 43 ms
[2023-03-08 12:14:14] [INFO ] Input system was already deterministic with 1826 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 37 place count 2481 transition count 4602
Iterating global reduction 0 with 37 rules applied. Total rules applied 74 place count 2481 transition count 4602
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 76 place count 2481 transition count 4600
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 91 place count 2466 transition count 4585
Iterating global reduction 1 with 15 rules applied. Total rules applied 106 place count 2466 transition count 4585
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 110 place count 2462 transition count 4581
Iterating global reduction 1 with 4 rules applied. Total rules applied 114 place count 2462 transition count 4581
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 116 place count 2460 transition count 4579
Iterating global reduction 1 with 2 rules applied. Total rules applied 118 place count 2460 transition count 4579
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 119 place count 2459 transition count 4578
Iterating global reduction 1 with 1 rules applied. Total rules applied 120 place count 2459 transition count 4578
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 121 place count 2458 transition count 4577
Iterating global reduction 1 with 1 rules applied. Total rules applied 122 place count 2458 transition count 4577
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 123 place count 2457 transition count 4576
Iterating global reduction 1 with 1 rules applied. Total rules applied 124 place count 2457 transition count 4576
Applied a total of 124 rules in 954 ms. Remains 2457 /2518 variables (removed 61) and now considering 4576/4691 (removed 115) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 955 ms. Remains : 2457/2518 places, 4576/4691 transitions.
[2023-03-08 12:14:15] [INFO ] Flatten gal took : 96 ms
[2023-03-08 12:14:15] [INFO ] Flatten gal took : 112 ms
[2023-03-08 12:14:15] [INFO ] Input system was already deterministic with 4576 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 2476 transition count 4597
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 2476 transition count 4597
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 86 place count 2476 transition count 4595
Discarding 18 places :
Symmetric choice reduction at 1 with 18 rule applications. Total rules 104 place count 2458 transition count 4577
Iterating global reduction 1 with 18 rules applied. Total rules applied 122 place count 2458 transition count 4577
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 127 place count 2453 transition count 4559
Iterating global reduction 1 with 5 rules applied. Total rules applied 132 place count 2453 transition count 4559
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 134 place count 2451 transition count 4557
Iterating global reduction 1 with 2 rules applied. Total rules applied 136 place count 2451 transition count 4557
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 137 place count 2450 transition count 4556
Iterating global reduction 1 with 1 rules applied. Total rules applied 138 place count 2450 transition count 4556
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 139 place count 2449 transition count 4555
Iterating global reduction 1 with 1 rules applied. Total rules applied 140 place count 2449 transition count 4555
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 141 place count 2448 transition count 4554
Iterating global reduction 1 with 1 rules applied. Total rules applied 142 place count 2448 transition count 4554
Applied a total of 142 rules in 946 ms. Remains 2448 /2518 variables (removed 70) and now considering 4554/4691 (removed 137) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 947 ms. Remains : 2448/2518 places, 4554/4691 transitions.
[2023-03-08 12:14:16] [INFO ] Flatten gal took : 88 ms
[2023-03-08 12:14:17] [INFO ] Flatten gal took : 100 ms
[2023-03-08 12:14:17] [INFO ] Input system was already deterministic with 4554 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 2477 transition count 4598
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 2477 transition count 4598
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 84 place count 2477 transition count 4596
Discarding 17 places :
Symmetric choice reduction at 1 with 17 rule applications. Total rules 101 place count 2460 transition count 4579
Iterating global reduction 1 with 17 rules applied. Total rules applied 118 place count 2460 transition count 4579
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 122 place count 2456 transition count 4562
Iterating global reduction 1 with 4 rules applied. Total rules applied 126 place count 2456 transition count 4562
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 127 place count 2455 transition count 4561
Iterating global reduction 1 with 1 rules applied. Total rules applied 128 place count 2455 transition count 4561
Applied a total of 128 rules in 607 ms. Remains 2455 /2518 variables (removed 63) and now considering 4561/4691 (removed 130) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 607 ms. Remains : 2455/2518 places, 4561/4691 transitions.
[2023-03-08 12:14:18] [INFO ] Flatten gal took : 89 ms
[2023-03-08 12:14:18] [INFO ] Flatten gal took : 102 ms
[2023-03-08 12:14:18] [INFO ] Input system was already deterministic with 4561 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 2479 transition count 4613
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 2479 transition count 4613
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 80 place count 2479 transition count 4611
Discarding 16 places :
Symmetric choice reduction at 1 with 16 rule applications. Total rules 96 place count 2463 transition count 4595
Iterating global reduction 1 with 16 rules applied. Total rules applied 112 place count 2463 transition count 4595
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 116 place count 2459 transition count 4578
Iterating global reduction 1 with 4 rules applied. Total rules applied 120 place count 2459 transition count 4578
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 122 place count 2457 transition count 4576
Iterating global reduction 1 with 2 rules applied. Total rules applied 124 place count 2457 transition count 4576
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 125 place count 2456 transition count 4575
Iterating global reduction 1 with 1 rules applied. Total rules applied 126 place count 2456 transition count 4575
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 127 place count 2455 transition count 4574
Iterating global reduction 1 with 1 rules applied. Total rules applied 128 place count 2455 transition count 4574
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 129 place count 2454 transition count 4573
Iterating global reduction 1 with 1 rules applied. Total rules applied 130 place count 2454 transition count 4573
Applied a total of 130 rules in 893 ms. Remains 2454 /2518 variables (removed 64) and now considering 4573/4691 (removed 118) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 894 ms. Remains : 2454/2518 places, 4573/4691 transitions.
[2023-03-08 12:14:19] [INFO ] Flatten gal took : 82 ms
[2023-03-08 12:14:19] [INFO ] Flatten gal took : 95 ms
[2023-03-08 12:14:19] [INFO ] Input system was already deterministic with 4573 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Graph (trivial) has 2207 edges and 2518 vertex of which 583 / 2518 are part of one of the 48 SCC in 1 ms
Free SCC test removed 535 places
Ensure Unique test removed 576 transitions
Reduce isomorphic transitions removed 576 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 389 transitions
Trivial Post-agglo rules discarded 389 transitions
Performed 389 trivial Post agglomeration. Transition count delta: 389
Iterating post reduction 0 with 389 rules applied. Total rules applied 390 place count 1982 transition count 3725
Reduce places removed 389 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 436 rules applied. Total rules applied 826 place count 1593 transition count 3678
Reduce places removed 30 places and 0 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 856 place count 1563 transition count 3678
Performed 203 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 203 Pre rules applied. Total rules applied 856 place count 1563 transition count 3475
Deduced a syphon composed of 203 places in 16 ms
Reduce places removed 203 places and 0 transitions.
Iterating global reduction 3 with 406 rules applied. Total rules applied 1262 place count 1360 transition count 3475
Discarding 102 places :
Symmetric choice reduction at 3 with 102 rule applications. Total rules 1364 place count 1258 transition count 2781
Iterating global reduction 3 with 102 rules applied. Total rules applied 1466 place count 1258 transition count 2781
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 1468 place count 1258 transition count 2779
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 23 Pre rules applied. Total rules applied 1468 place count 1258 transition count 2756
Deduced a syphon composed of 23 places in 14 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 4 with 46 rules applied. Total rules applied 1514 place count 1235 transition count 2756
Performed 436 Post agglomeration using F-continuation condition.Transition count delta: 436
Deduced a syphon composed of 436 places in 1 ms
Reduce places removed 436 places and 0 transitions.
Iterating global reduction 4 with 872 rules applied. Total rules applied 2386 place count 799 transition count 2320
Renaming transitions due to excessive name length > 1024 char.
Discarding 32 places :
Symmetric choice reduction at 4 with 32 rule applications. Total rules 2418 place count 767 transition count 1890
Iterating global reduction 4 with 32 rules applied. Total rules applied 2450 place count 767 transition count 1890
Ensure Unique test removed 28 transitions
Reduce isomorphic transitions removed 28 transitions.
Iterating post reduction 4 with 28 rules applied. Total rules applied 2478 place count 767 transition count 1862
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 5 with 21 rules applied. Total rules applied 2499 place count 767 transition count 1841
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 5 with 10 rules applied. Total rules applied 2509 place count 767 transition count 1831
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 6 with 10 rules applied. Total rules applied 2519 place count 757 transition count 1831
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2521 place count 755 transition count 1829
Applied a total of 2521 rules in 357 ms. Remains 755 /2518 variables (removed 1763) and now considering 1829/4691 (removed 2862) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 357 ms. Remains : 755/2518 places, 1829/4691 transitions.
[2023-03-08 12:14:20] [INFO ] Flatten gal took : 34 ms
[2023-03-08 12:14:20] [INFO ] Flatten gal took : 58 ms
[2023-03-08 12:14:20] [INFO ] Input system was already deterministic with 1829 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Graph (trivial) has 2171 edges and 2518 vertex of which 510 / 2518 are part of one of the 48 SCC in 1 ms
Free SCC test removed 462 places
Ensure Unique test removed 492 transitions
Reduce isomorphic transitions removed 492 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 405 transitions
Trivial Post-agglo rules discarded 405 transitions
Performed 405 trivial Post agglomeration. Transition count delta: 405
Iterating post reduction 0 with 405 rules applied. Total rules applied 406 place count 2055 transition count 3793
Reduce places removed 405 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 452 rules applied. Total rules applied 858 place count 1650 transition count 3746
Reduce places removed 30 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 2 with 34 rules applied. Total rules applied 892 place count 1620 transition count 3742
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 896 place count 1616 transition count 3742
Performed 215 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 215 Pre rules applied. Total rules applied 896 place count 1616 transition count 3527
Deduced a syphon composed of 215 places in 17 ms
Reduce places removed 215 places and 0 transitions.
Iterating global reduction 4 with 430 rules applied. Total rules applied 1326 place count 1401 transition count 3527
Discarding 84 places :
Symmetric choice reduction at 4 with 84 rule applications. Total rules 1410 place count 1317 transition count 2965
Iterating global reduction 4 with 84 rules applied. Total rules applied 1494 place count 1317 transition count 2965
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1495 place count 1317 transition count 2964
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 20 Pre rules applied. Total rules applied 1495 place count 1317 transition count 2944
Deduced a syphon composed of 20 places in 13 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 5 with 40 rules applied. Total rules applied 1535 place count 1297 transition count 2944
Performed 456 Post agglomeration using F-continuation condition.Transition count delta: 456
Deduced a syphon composed of 456 places in 1 ms
Reduce places removed 456 places and 0 transitions.
Iterating global reduction 5 with 912 rules applied. Total rules applied 2447 place count 841 transition count 2488
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 2451 place count 841 transition count 2484
Renaming transitions due to excessive name length > 1024 char.
Discarding 30 places :
Symmetric choice reduction at 6 with 30 rule applications. Total rules 2481 place count 811 transition count 2082
Iterating global reduction 6 with 30 rules applied. Total rules applied 2511 place count 811 transition count 2082
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 6 with 20 rules applied. Total rules applied 2531 place count 811 transition count 2062
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 7 with 8 rules applied. Total rules applied 2539 place count 807 transition count 2058
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 7 with 21 rules applied. Total rules applied 2560 place count 807 transition count 2037
Drop transitions removed 11 transitions
Trivial Post-agglo rules discarded 11 transitions
Performed 11 trivial Post agglomeration. Transition count delta: 11
Iterating post reduction 7 with 11 rules applied. Total rules applied 2571 place count 807 transition count 2026
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 8 with 11 rules applied. Total rules applied 2582 place count 796 transition count 2026
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 9 with 1 rules applied. Total rules applied 2583 place count 796 transition count 2026
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 2585 place count 794 transition count 2024
Applied a total of 2585 rules in 401 ms. Remains 794 /2518 variables (removed 1724) and now considering 2024/4691 (removed 2667) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 401 ms. Remains : 794/2518 places, 2024/4691 transitions.
[2023-03-08 12:14:20] [INFO ] Flatten gal took : 35 ms
[2023-03-08 12:14:20] [INFO ] Flatten gal took : 40 ms
[2023-03-08 12:14:20] [INFO ] Input system was already deterministic with 2024 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 2474 transition count 4595
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 2474 transition count 4595
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 90 place count 2474 transition count 4593
Discarding 18 places :
Symmetric choice reduction at 1 with 18 rule applications. Total rules 108 place count 2456 transition count 4575
Iterating global reduction 1 with 18 rules applied. Total rules applied 126 place count 2456 transition count 4575
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 131 place count 2451 transition count 4557
Iterating global reduction 1 with 5 rules applied. Total rules applied 136 place count 2451 transition count 4557
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 138 place count 2449 transition count 4555
Iterating global reduction 1 with 2 rules applied. Total rules applied 140 place count 2449 transition count 4555
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 141 place count 2448 transition count 4554
Iterating global reduction 1 with 1 rules applied. Total rules applied 142 place count 2448 transition count 4554
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 143 place count 2447 transition count 4553
Iterating global reduction 1 with 1 rules applied. Total rules applied 144 place count 2447 transition count 4553
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 145 place count 2446 transition count 4552
Iterating global reduction 1 with 1 rules applied. Total rules applied 146 place count 2446 transition count 4552
Applied a total of 146 rules in 938 ms. Remains 2446 /2518 variables (removed 72) and now considering 4552/4691 (removed 139) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 938 ms. Remains : 2446/2518 places, 4552/4691 transitions.
[2023-03-08 12:14:21] [INFO ] Flatten gal took : 74 ms
[2023-03-08 12:14:21] [INFO ] Flatten gal took : 80 ms
[2023-03-08 12:14:22] [INFO ] Input system was already deterministic with 4552 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Graph (trivial) has 2201 edges and 2518 vertex of which 583 / 2518 are part of one of the 48 SCC in 2 ms
Free SCC test removed 535 places
Ensure Unique test removed 576 transitions
Reduce isomorphic transitions removed 576 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 386 transitions
Trivial Post-agglo rules discarded 386 transitions
Performed 386 trivial Post agglomeration. Transition count delta: 386
Iterating post reduction 0 with 386 rules applied. Total rules applied 387 place count 1982 transition count 3728
Reduce places removed 386 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 1 with 432 rules applied. Total rules applied 819 place count 1596 transition count 3682
Reduce places removed 30 places and 0 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 849 place count 1566 transition count 3682
Performed 204 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 204 Pre rules applied. Total rules applied 849 place count 1566 transition count 3478
Deduced a syphon composed of 204 places in 21 ms
Reduce places removed 204 places and 0 transitions.
Iterating global reduction 3 with 408 rules applied. Total rules applied 1257 place count 1362 transition count 3478
Discarding 99 places :
Symmetric choice reduction at 3 with 99 rule applications. Total rules 1356 place count 1263 transition count 2800
Iterating global reduction 3 with 99 rules applied. Total rules applied 1455 place count 1263 transition count 2800
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 1457 place count 1263 transition count 2798
Performed 22 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 22 Pre rules applied. Total rules applied 1457 place count 1263 transition count 2776
Deduced a syphon composed of 22 places in 14 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 4 with 44 rules applied. Total rules applied 1501 place count 1241 transition count 2776
Performed 437 Post agglomeration using F-continuation condition.Transition count delta: 437
Deduced a syphon composed of 437 places in 0 ms
Reduce places removed 437 places and 0 transitions.
Iterating global reduction 4 with 874 rules applied. Total rules applied 2375 place count 804 transition count 2339
Renaming transitions due to excessive name length > 1024 char.
Discarding 31 places :
Symmetric choice reduction at 4 with 31 rule applications. Total rules 2406 place count 773 transition count 1920
Iterating global reduction 4 with 31 rules applied. Total rules applied 2437 place count 773 transition count 1920
Ensure Unique test removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 4 with 26 rules applied. Total rules applied 2463 place count 773 transition count 1894
Drop transitions removed 22 transitions
Redundant transition composition rules discarded 22 transitions
Iterating global reduction 5 with 22 rules applied. Total rules applied 2485 place count 773 transition count 1872
Drop transitions removed 11 transitions
Trivial Post-agglo rules discarded 11 transitions
Performed 11 trivial Post agglomeration. Transition count delta: 11
Iterating post reduction 5 with 11 rules applied. Total rules applied 2496 place count 773 transition count 1861
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 6 with 11 rules applied. Total rules applied 2507 place count 762 transition count 1861
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 2508 place count 762 transition count 1861
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 2509 place count 762 transition count 1860
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 2511 place count 760 transition count 1858
Applied a total of 2511 rules in 398 ms. Remains 760 /2518 variables (removed 1758) and now considering 1858/4691 (removed 2833) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 398 ms. Remains : 760/2518 places, 1858/4691 transitions.
[2023-03-08 12:14:22] [INFO ] Flatten gal took : 32 ms
[2023-03-08 12:14:22] [INFO ] Flatten gal took : 35 ms
[2023-03-08 12:14:22] [INFO ] Input system was already deterministic with 1858 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 36 place count 2482 transition count 4616
Iterating global reduction 0 with 36 rules applied. Total rules applied 72 place count 2482 transition count 4616
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 74 place count 2482 transition count 4614
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 89 place count 2467 transition count 4599
Iterating global reduction 1 with 15 rules applied. Total rules applied 104 place count 2467 transition count 4599
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 109 place count 2462 transition count 4581
Iterating global reduction 1 with 5 rules applied. Total rules applied 114 place count 2462 transition count 4581
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 116 place count 2460 transition count 4579
Iterating global reduction 1 with 2 rules applied. Total rules applied 118 place count 2460 transition count 4579
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 119 place count 2459 transition count 4578
Iterating global reduction 1 with 1 rules applied. Total rules applied 120 place count 2459 transition count 4578
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 121 place count 2458 transition count 4577
Iterating global reduction 1 with 1 rules applied. Total rules applied 122 place count 2458 transition count 4577
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 123 place count 2457 transition count 4576
Iterating global reduction 1 with 1 rules applied. Total rules applied 124 place count 2457 transition count 4576
Applied a total of 124 rules in 930 ms. Remains 2457 /2518 variables (removed 61) and now considering 4576/4691 (removed 115) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 931 ms. Remains : 2457/2518 places, 4576/4691 transitions.
[2023-03-08 12:14:23] [INFO ] Flatten gal took : 79 ms
[2023-03-08 12:14:23] [INFO ] Flatten gal took : 98 ms
[2023-03-08 12:14:24] [INFO ] Input system was already deterministic with 4576 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 2478 transition count 4599
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 2478 transition count 4599
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 81 place count 2478 transition count 4598
Discarding 18 places :
Symmetric choice reduction at 1 with 18 rule applications. Total rules 99 place count 2460 transition count 4580
Iterating global reduction 1 with 18 rules applied. Total rules applied 117 place count 2460 transition count 4580
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 122 place count 2455 transition count 4562
Iterating global reduction 1 with 5 rules applied. Total rules applied 127 place count 2455 transition count 4562
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 129 place count 2453 transition count 4560
Iterating global reduction 1 with 2 rules applied. Total rules applied 131 place count 2453 transition count 4560
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 132 place count 2452 transition count 4559
Iterating global reduction 1 with 1 rules applied. Total rules applied 133 place count 2452 transition count 4559
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 134 place count 2451 transition count 4558
Iterating global reduction 1 with 1 rules applied. Total rules applied 135 place count 2451 transition count 4558
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 136 place count 2450 transition count 4557
Iterating global reduction 1 with 1 rules applied. Total rules applied 137 place count 2450 transition count 4557
Applied a total of 137 rules in 977 ms. Remains 2450 /2518 variables (removed 68) and now considering 4557/4691 (removed 134) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 978 ms. Remains : 2450/2518 places, 4557/4691 transitions.
[2023-03-08 12:14:25] [INFO ] Flatten gal took : 73 ms
[2023-03-08 12:14:25] [INFO ] Flatten gal took : 80 ms
[2023-03-08 12:14:25] [INFO ] Input system was already deterministic with 4557 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Graph (trivial) has 2202 edges and 2518 vertex of which 583 / 2518 are part of one of the 48 SCC in 1 ms
Free SCC test removed 535 places
Ensure Unique test removed 576 transitions
Reduce isomorphic transitions removed 576 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 388 transitions
Trivial Post-agglo rules discarded 388 transitions
Performed 388 trivial Post agglomeration. Transition count delta: 388
Iterating post reduction 0 with 388 rules applied. Total rules applied 389 place count 1982 transition count 3726
Reduce places removed 388 places and 0 transitions.
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 17 transitions.
Drop transitions removed 29 transitions
Trivial Post-agglo rules discarded 29 transitions
Performed 29 trivial Post agglomeration. Transition count delta: 29
Iterating post reduction 1 with 434 rules applied. Total rules applied 823 place count 1594 transition count 3680
Reduce places removed 29 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 30 rules applied. Total rules applied 853 place count 1565 transition count 3679
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 854 place count 1564 transition count 3679
Performed 203 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 203 Pre rules applied. Total rules applied 854 place count 1564 transition count 3476
Deduced a syphon composed of 203 places in 15 ms
Reduce places removed 203 places and 0 transitions.
Iterating global reduction 4 with 406 rules applied. Total rules applied 1260 place count 1361 transition count 3476
Discarding 102 places :
Symmetric choice reduction at 4 with 102 rule applications. Total rules 1362 place count 1259 transition count 2795
Iterating global reduction 4 with 102 rules applied. Total rules applied 1464 place count 1259 transition count 2795
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 1466 place count 1259 transition count 2793
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 23 Pre rules applied. Total rules applied 1466 place count 1259 transition count 2770
Deduced a syphon composed of 23 places in 13 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 5 with 46 rules applied. Total rules applied 1512 place count 1236 transition count 2770
Performed 436 Post agglomeration using F-continuation condition.Transition count delta: 436
Deduced a syphon composed of 436 places in 0 ms
Reduce places removed 436 places and 0 transitions.
Iterating global reduction 5 with 872 rules applied. Total rules applied 2384 place count 800 transition count 2334
Renaming transitions due to excessive name length > 1024 char.
Discarding 32 places :
Symmetric choice reduction at 5 with 32 rule applications. Total rules 2416 place count 768 transition count 1901
Iterating global reduction 5 with 32 rules applied. Total rules applied 2448 place count 768 transition count 1901
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 5 with 27 rules applied. Total rules applied 2475 place count 768 transition count 1874
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 6 with 21 rules applied. Total rules applied 2496 place count 768 transition count 1853
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 6 with 10 rules applied. Total rules applied 2506 place count 768 transition count 1843
Reduce places removed 10 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 7 with 11 rules applied. Total rules applied 2517 place count 758 transition count 1842
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 2518 place count 757 transition count 1842
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 2520 place count 755 transition count 1840
Applied a total of 2520 rules in 349 ms. Remains 755 /2518 variables (removed 1763) and now considering 1840/4691 (removed 2851) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 349 ms. Remains : 755/2518 places, 1840/4691 transitions.
[2023-03-08 12:14:25] [INFO ] Flatten gal took : 30 ms
[2023-03-08 12:14:25] [INFO ] Flatten gal took : 33 ms
[2023-03-08 12:14:25] [INFO ] Input system was already deterministic with 1840 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 2477 transition count 4624
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 2477 transition count 4624
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 84 place count 2477 transition count 4622
Discarding 17 places :
Symmetric choice reduction at 1 with 17 rule applications. Total rules 101 place count 2460 transition count 4605
Iterating global reduction 1 with 17 rules applied. Total rules applied 118 place count 2460 transition count 4605
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 123 place count 2455 transition count 4587
Iterating global reduction 1 with 5 rules applied. Total rules applied 128 place count 2455 transition count 4587
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 130 place count 2453 transition count 4585
Iterating global reduction 1 with 2 rules applied. Total rules applied 132 place count 2453 transition count 4585
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 133 place count 2452 transition count 4584
Iterating global reduction 1 with 1 rules applied. Total rules applied 134 place count 2452 transition count 4584
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 135 place count 2451 transition count 4583
Iterating global reduction 1 with 1 rules applied. Total rules applied 136 place count 2451 transition count 4583
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 137 place count 2450 transition count 4582
Iterating global reduction 1 with 1 rules applied. Total rules applied 138 place count 2450 transition count 4582
Applied a total of 138 rules in 916 ms. Remains 2450 /2518 variables (removed 68) and now considering 4582/4691 (removed 109) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 917 ms. Remains : 2450/2518 places, 4582/4691 transitions.
[2023-03-08 12:14:26] [INFO ] Flatten gal took : 75 ms
[2023-03-08 12:14:26] [INFO ] Flatten gal took : 79 ms
[2023-03-08 12:14:27] [INFO ] Input system was already deterministic with 4582 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 2476 transition count 4597
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 2476 transition count 4597
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 86 place count 2476 transition count 4595
Discarding 16 places :
Symmetric choice reduction at 1 with 16 rule applications. Total rules 102 place count 2460 transition count 4579
Iterating global reduction 1 with 16 rules applied. Total rules applied 118 place count 2460 transition count 4579
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 122 place count 2456 transition count 4562
Iterating global reduction 1 with 4 rules applied. Total rules applied 126 place count 2456 transition count 4562
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 128 place count 2454 transition count 4560
Iterating global reduction 1 with 2 rules applied. Total rules applied 130 place count 2454 transition count 4560
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 131 place count 2453 transition count 4559
Iterating global reduction 1 with 1 rules applied. Total rules applied 132 place count 2453 transition count 4559
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 133 place count 2452 transition count 4558
Iterating global reduction 1 with 1 rules applied. Total rules applied 134 place count 2452 transition count 4558
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 135 place count 2451 transition count 4557
Iterating global reduction 1 with 1 rules applied. Total rules applied 136 place count 2451 transition count 4557
Applied a total of 136 rules in 854 ms. Remains 2451 /2518 variables (removed 67) and now considering 4557/4691 (removed 134) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 854 ms. Remains : 2451/2518 places, 4557/4691 transitions.
[2023-03-08 12:14:28] [INFO ] Flatten gal took : 70 ms
[2023-03-08 12:14:28] [INFO ] Flatten gal took : 77 ms
[2023-03-08 12:14:28] [INFO ] Input system was already deterministic with 4557 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2518/2518 places, 4691/4691 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 2475 transition count 4596
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 2475 transition count 4596
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 88 place count 2475 transition count 4594
Discarding 17 places :
Symmetric choice reduction at 1 with 17 rule applications. Total rules 105 place count 2458 transition count 4577
Iterating global reduction 1 with 17 rules applied. Total rules applied 122 place count 2458 transition count 4577
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 127 place count 2453 transition count 4559
Iterating global reduction 1 with 5 rules applied. Total rules applied 132 place count 2453 transition count 4559
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 134 place count 2451 transition count 4557
Iterating global reduction 1 with 2 rules applied. Total rules applied 136 place count 2451 transition count 4557
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 137 place count 2450 transition count 4556
Iterating global reduction 1 with 1 rules applied. Total rules applied 138 place count 2450 transition count 4556
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 139 place count 2449 transition count 4555
Iterating global reduction 1 with 1 rules applied. Total rules applied 140 place count 2449 transition count 4555
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 141 place count 2448 transition count 4554
Iterating global reduction 1 with 1 rules applied. Total rules applied 142 place count 2448 transition count 4554
Applied a total of 142 rules in 881 ms. Remains 2448 /2518 variables (removed 70) and now considering 4554/4691 (removed 137) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 882 ms. Remains : 2448/2518 places, 4554/4691 transitions.
[2023-03-08 12:14:29] [INFO ] Flatten gal took : 107 ms
[2023-03-08 12:14:29] [INFO ] Flatten gal took : 75 ms
[2023-03-08 12:14:29] [INFO ] Input system was already deterministic with 4554 transitions.
[2023-03-08 12:14:29] [INFO ] Flatten gal took : 77 ms
[2023-03-08 12:14:29] [INFO ] Flatten gal took : 81 ms
[2023-03-08 12:14:29] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 12:14:29] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 2518 places, 4691 transitions and 14134 arcs took 18 ms.
Total runtime 56663 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-10b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/377
CTLFireability

FORMULA DLCround-PT-10b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678278439407

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/377/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/377/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/377/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 5 (type EXCL) for 0 DLCround-PT-10b-CTLFireability-00
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type FNDP) for 28 DLCround-PT-10b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 28 DLCround-PT-10b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type SRCH) for 28 DLCround-PT-10b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type SRCH) for DLCround-PT-10b-CTLFireability-08
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type FNDP) for 40 DLCround-PT-10b-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type FNDP) for DLCround-PT-10b-CTLFireability-08
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 57 (type EQUN) for DLCround-PT-10b-CTLFireability-08 (obsolete)
lola: LAUNCH task # 61 (type EQUN) for 40 DLCround-PT-10b-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 64 (type SRCH) for 40 DLCround-PT-10b-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type FNDP) for DLCround-PT-10b-CTLFireability-12
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 57 (type EQUN) for DLCround-PT-10b-CTLFireability-08
lola: result : unknown
lola: CANCELED task # 61 (type EQUN) for DLCround-PT-10b-CTLFireability-12 (obsolete)
lola: CANCELED task # 64 (type SRCH) for DLCround-PT-10b-CTLFireability-12 (obsolete)
sara: try reading problem file /home/mcc/execution/377/CTLFireability-61.sara.

lola: FINISHED task # 61 (type EQUN) for DLCround-PT-10b-CTLFireability-12
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:746
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 1/223 1/32 DLCround-PT-10b-CTLFireability-00 24985 m, 4997 m/sec, 61504 t fired, .

Time elapsed: 23 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 6/223 5/32 DLCround-PT-10b-CTLFireability-00 367986 m, 68600 m/sec, 929759 t fired, .

Time elapsed: 28 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 11/223 10/32 DLCround-PT-10b-CTLFireability-00 734705 m, 73343 m/sec, 1857370 t fired, .

Time elapsed: 33 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 16/223 14/32 DLCround-PT-10b-CTLFireability-00 1087766 m, 70612 m/sec, 2772112 t fired, .

Time elapsed: 38 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 21/223 18/32 DLCround-PT-10b-CTLFireability-00 1454823 m, 73411 m/sec, 3711958 t fired, .

Time elapsed: 43 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-00: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 26/223 23/32 DLCround-PT-10b-CTLFireability-00 1812180 m, 71471 m/sec, 4648246 t fired, .

Time elapsed: 48 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 5 (type EXCL) for DLCround-PT-10b-CTLFireability-00
lola: result : false
lola: markings : 1839537
lola: fired transitions : 4722702
lola: time used : 27.000000
lola: memory pages used : 23
lola: LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-10b-CTLFireability-15
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 4/253 5/32 DLCround-PT-10b-CTLFireability-15 137418 m, 27483 m/sec, 290742 t fired, .

Time elapsed: 53 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 9/253 10/32 DLCround-PT-10b-CTLFireability-15 308125 m, 34141 m/sec, 653153 t fired, .

Time elapsed: 58 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 14/253 15/32 DLCround-PT-10b-CTLFireability-15 475784 m, 33531 m/sec, 1013442 t fired, .

Time elapsed: 63 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 19/253 20/32 DLCround-PT-10b-CTLFireability-15 647125 m, 34268 m/sec, 1378713 t fired, .

Time elapsed: 68 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 24/253 25/32 DLCround-PT-10b-CTLFireability-15 818518 m, 34278 m/sec, 1744930 t fired, .

Time elapsed: 73 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 29/253 30/32 DLCround-PT-10b-CTLFireability-15 985626 m, 33421 m/sec, 2103221 t fired, .

Time elapsed: 78 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for DLCround-PT-10b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-10b-CTLFireability-14
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for DLCround-PT-10b-CTLFireability-14
lola: result : true
lola: markings : 113
lola: fired transitions : 226
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-10b-CTLFireability-13
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for DLCround-PT-10b-CTLFireability-13
lola: result : false
lola: markings : 113
lola: fired transitions : 113
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-10b-CTLFireability-11
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/319 10/32 DLCround-PT-10b-CTLFireability-11 301403 m, 60280 m/sec, 336966 t fired, .

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/319 15/32 DLCround-PT-10b-CTLFireability-11 456612 m, 31041 m/sec, 681215 t fired, .

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/319 15/32 DLCround-PT-10b-CTLFireability-11 456612 m, 0 m/sec, 1052411 t fired, .

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/319 15/32 DLCround-PT-10b-CTLFireability-11 456612 m, 0 m/sec, 1421230 t fired, .

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/319 15/32 DLCround-PT-10b-CTLFireability-11 456612 m, 0 m/sec, 1793635 t fired, .

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/319 16/32 DLCround-PT-10b-CTLFireability-11 509519 m, 10581 m/sec, 2164470 t fired, .

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/319 21/32 DLCround-PT-10b-CTLFireability-11 657739 m, 29644 m/sec, 2520510 t fired, .

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/319 23/32 DLCround-PT-10b-CTLFireability-11 753541 m, 19160 m/sec, 2883266 t fired, .

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/319 24/32 DLCround-PT-10b-CTLFireability-11 772299 m, 3751 m/sec, 3254171 t fired, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/319 27/32 DLCround-PT-10b-CTLFireability-11 857633 m, 17066 m/sec, 3621171 t fired, .

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 55/319 29/32 DLCround-PT-10b-CTLFireability-11 946478 m, 17769 m/sec, 3989308 t fired, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 60/319 32/32 DLCround-PT-10b-CTLFireability-11 1029990 m, 16702 m/sec, 4359322 t fired, .

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for DLCround-PT-10b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 DLCround-PT-10b-CTLFireability-10
lola: time limit : 345 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/345 10/32 DLCround-PT-10b-CTLFireability-10 306901 m, 61380 m/sec, 343516 t fired, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/345 19/32 DLCround-PT-10b-CTLFireability-10 605515 m, 59722 m/sec, 685367 t fired, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/345 29/32 DLCround-PT-10b-CTLFireability-10 918596 m, 62616 m/sec, 1040738 t fired, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DLCround-PT-10b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 DLCround-PT-10b-CTLFireability-05
lola: time limit : 381 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/381 4/32 DLCround-PT-10b-CTLFireability-05 253169 m, 50633 m/sec, 273630 t fired, .

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/381 8/32 DLCround-PT-10b-CTLFireability-05 506464 m, 50659 m/sec, 547677 t fired, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/381 12/32 DLCround-PT-10b-CTLFireability-05 758273 m, 50361 m/sec, 820878 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/381 17/32 DLCround-PT-10b-CTLFireability-05 1015514 m, 51448 m/sec, 1101012 t fired, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/381 22/32 DLCround-PT-10b-CTLFireability-05 1276400 m, 52177 m/sec, 1385478 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/381 26/32 DLCround-PT-10b-CTLFireability-05 1531028 m, 50925 m/sec, 1663803 t fired, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/381 30/32 DLCround-PT-10b-CTLFireability-05 1786677 m, 51129 m/sec, 1944208 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for DLCround-PT-10b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 DLCround-PT-10b-CTLFireability-04
lola: time limit : 424 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/424 6/32 DLCround-PT-10b-CTLFireability-04 167719 m, 33543 m/sec, 361429 t fired, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/424 11/32 DLCround-PT-10b-CTLFireability-04 332740 m, 33004 m/sec, 720434 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/424 16/32 DLCround-PT-10b-CTLFireability-04 503855 m, 34223 m/sec, 1091865 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/424 21/32 DLCround-PT-10b-CTLFireability-04 669033 m, 33035 m/sec, 1449587 t fired, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/424 26/32 DLCround-PT-10b-CTLFireability-04 831068 m, 32407 m/sec, 1805014 t fired, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/424 31/32 DLCround-PT-10b-CTLFireability-04 994220 m, 32630 m/sec, 2162493 t fired, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for DLCround-PT-10b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 13 DLCround-PT-10b-CTLFireability-03
lola: time limit : 479 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/479 10/32 DLCround-PT-10b-CTLFireability-03 301649 m, 60329 m/sec, 337294 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/479 19/32 DLCround-PT-10b-CTLFireability-03 595963 m, 58862 m/sec, 674854 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/479 28/32 DLCround-PT-10b-CTLFireability-03 893190 m, 59445 m/sec, 1011323 t fired, .

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for DLCround-PT-10b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL) for 10 DLCround-PT-10b-CTLFireability-02
lola: time limit : 556 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/556 4/32 DLCround-PT-10b-CTLFireability-02 214735 m, 42947 m/sec, 232044 t fired, .

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/556 7/32 DLCround-PT-10b-CTLFireability-02 431122 m, 43277 m/sec, 466184 t fired, .

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/556 10/32 DLCround-PT-10b-CTLFireability-02 645436 m, 42862 m/sec, 698568 t fired, .

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/556 14/32 DLCround-PT-10b-CTLFireability-02 862079 m, 43328 m/sec, 933404 t fired, .

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/556 18/32 DLCround-PT-10b-CTLFireability-02 1089653 m, 45514 m/sec, 1181279 t fired, .

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/556 22/32 DLCround-PT-10b-CTLFireability-02 1306729 m, 43415 m/sec, 1418585 t fired, .

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/556 26/32 DLCround-PT-10b-CTLFireability-02 1523550 m, 43364 m/sec, 1655595 t fired, .

Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 40/556 30/32 DLCround-PT-10b-CTLFireability-02 1736044 m, 42498 m/sec, 1888796 t fired, .

Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for DLCround-PT-10b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-12: DISJ 0 1 0 0 4 0 0 2
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 40 DLCround-PT-10b-CTLFireability-12
lola: time limit : 658 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DLCround-PT-10b-CTLFireability-12
lola: result : true
lola: markings : 199
lola: fired transitions : 199
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 7 DLCround-PT-10b-CTLFireability-01
lola: time limit : 823 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 AGEF EXCL 5/823 5/32 DLCround-PT-10b-CTLFireability-01 374073 m, 74814 m/sec, 945665 t fired, .

Time elapsed: 313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 AGEF EXCL 10/823 9/32 DLCround-PT-10b-CTLFireability-01 748514 m, 74888 m/sec, 1886644 t fired, .

Time elapsed: 318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 AGEF EXCL 15/823 13/32 DLCround-PT-10b-CTLFireability-01 1117739 m, 73845 m/sec, 2828412 t fired, .

Time elapsed: 323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 AGEF EXCL 20/823 17/32 DLCround-PT-10b-CTLFireability-01 1484120 m, 73276 m/sec, 3770661 t fired, .

Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 AGEF EXCL 25/823 21/32 DLCround-PT-10b-CTLFireability-01 1853341 m, 73844 m/sec, 4700892 t fired, .

Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 AGEF EXCL 30/823 24/32 DLCround-PT-10b-CTLFireability-01 2213476 m, 72027 m/sec, 5617969 t fired, .

Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 AGEF EXCL 35/823 27/32 DLCround-PT-10b-CTLFireability-01 2574326 m, 72170 m/sec, 6544634 t fired, .

Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 AGEF EXCL 40/823 32/32 DLCround-PT-10b-CTLFireability-01 2947343 m, 74603 m/sec, 7487200 t fired, .

Time elapsed: 348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 8 (type EXCL) for DLCround-PT-10b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 65 (type EXCL) for 31 DLCround-PT-10b-CTLFireability-09
lola: time limit : 1082 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 5/1082 1/32 DLCround-PT-10b-CTLFireability-09 48451 m, 9690 m/sec, 105753 t fired, .

Time elapsed: 358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 10/1082 1/32 DLCround-PT-10b-CTLFireability-09 88070 m, 7923 m/sec, 169598 t fired, .

Time elapsed: 363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 15/1082 2/32 DLCround-PT-10b-CTLFireability-09 127906 m, 7967 m/sec, 237015 t fired, .

Time elapsed: 368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 20/1082 2/32 DLCround-PT-10b-CTLFireability-09 168089 m, 8036 m/sec, 306548 t fired, .

Time elapsed: 373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 25/1082 3/32 DLCround-PT-10b-CTLFireability-09 207824 m, 7947 m/sec, 375118 t fired, .

Time elapsed: 378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 30/1082 3/32 DLCround-PT-10b-CTLFireability-09 248489 m, 8133 m/sec, 446274 t fired, .

Time elapsed: 383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 35/1082 3/32 DLCround-PT-10b-CTLFireability-09 288891 m, 8080 m/sec, 517052 t fired, .

Time elapsed: 388 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 40/1082 4/32 DLCround-PT-10b-CTLFireability-09 329648 m, 8151 m/sec, 589203 t fired, .

Time elapsed: 393 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 45/1082 4/32 DLCround-PT-10b-CTLFireability-09 371182 m, 8306 m/sec, 663250 t fired, .

Time elapsed: 398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 50/1082 5/32 DLCround-PT-10b-CTLFireability-09 411953 m, 8154 m/sec, 735813 t fired, .

Time elapsed: 403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 55/1082 5/32 DLCround-PT-10b-CTLFireability-09 453745 m, 8358 m/sec, 811273 t fired, .

Time elapsed: 408 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 60/1082 5/32 DLCround-PT-10b-CTLFireability-09 494533 m, 8157 m/sec, 885142 t fired, .

Time elapsed: 413 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 65/1082 6/32 DLCround-PT-10b-CTLFireability-09 535530 m, 8199 m/sec, 958275 t fired, .

Time elapsed: 418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 70/1082 6/32 DLCround-PT-10b-CTLFireability-09 576477 m, 8189 m/sec, 1031617 t fired, .

Time elapsed: 423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 75/1082 7/32 DLCround-PT-10b-CTLFireability-09 618308 m, 8366 m/sec, 1106573 t fired, .

Time elapsed: 428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 80/1082 7/32 DLCround-PT-10b-CTLFireability-09 659630 m, 8264 m/sec, 1181758 t fired, .

Time elapsed: 433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 85/1082 7/32 DLCround-PT-10b-CTLFireability-09 701370 m, 8348 m/sec, 1258143 t fired, .

Time elapsed: 438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 90/1082 8/32 DLCround-PT-10b-CTLFireability-09 742774 m, 8280 m/sec, 1332968 t fired, .

Time elapsed: 443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 95/1082 8/32 DLCround-PT-10b-CTLFireability-09 784795 m, 8404 m/sec, 1410470 t fired, .

Time elapsed: 448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 100/1082 9/32 DLCround-PT-10b-CTLFireability-09 826452 m, 8331 m/sec, 1486536 t fired, .

Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 105/1082 9/32 DLCround-PT-10b-CTLFireability-09 867669 m, 8243 m/sec, 1558700 t fired, .

Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 110/1082 9/32 DLCround-PT-10b-CTLFireability-09 907028 m, 7871 m/sec, 1622770 t fired, .

Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 115/1082 10/32 DLCround-PT-10b-CTLFireability-09 947917 m, 8177 m/sec, 1692088 t fired, .

Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 120/1082 10/32 DLCround-PT-10b-CTLFireability-09 990804 m, 8577 m/sec, 1767585 t fired, .

Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 125/1082 10/32 DLCround-PT-10b-CTLFireability-09 1032664 m, 8372 m/sec, 1840429 t fired, .

Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 130/1082 10/32 DLCround-PT-10b-CTLFireability-09 1075432 m, 8553 m/sec, 1916011 t fired, .

Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 135/1082 11/32 DLCround-PT-10b-CTLFireability-09 1116928 m, 8299 m/sec, 1989305 t fired, .

Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 140/1082 11/32 DLCround-PT-10b-CTLFireability-09 1159297 m, 8473 m/sec, 2064454 t fired, .

Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 145/1082 11/32 DLCround-PT-10b-CTLFireability-09 1201288 m, 8398 m/sec, 2139806 t fired, .

Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 150/1082 12/32 DLCround-PT-10b-CTLFireability-09 1245004 m, 8743 m/sec, 2218753 t fired, .

Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 155/1082 12/32 DLCround-PT-10b-CTLFireability-09 1287218 m, 8442 m/sec, 2294897 t fired, .

Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 160/1082 12/32 DLCround-PT-10b-CTLFireability-09 1329845 m, 8525 m/sec, 2371553 t fired, .

Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 165/1082 13/32 DLCround-PT-10b-CTLFireability-09 1371032 m, 8237 m/sec, 2445134 t fired, .

Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 170/1082 13/32 DLCround-PT-10b-CTLFireability-09 1413368 m, 8467 m/sec, 2520740 t fired, .

Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 175/1082 13/32 DLCround-PT-10b-CTLFireability-09 1456241 m, 8574 m/sec, 2598076 t fired, .

Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 180/1082 14/32 DLCround-PT-10b-CTLFireability-09 1497657 m, 8283 m/sec, 2672948 t fired, .

Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 185/1082 14/32 DLCround-PT-10b-CTLFireability-09 1540423 m, 8553 m/sec, 2750351 t fired, .

Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 190/1082 14/32 DLCround-PT-10b-CTLFireability-09 1582738 m, 8463 m/sec, 2827163 t fired, .

Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 195/1082 15/32 DLCround-PT-10b-CTLFireability-09 1625803 m, 8613 m/sec, 2907215 t fired, .

Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 200/1082 15/32 DLCround-PT-10b-CTLFireability-09 1669135 m, 8666 m/sec, 2985260 t fired, .

Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 205/1082 15/32 DLCround-PT-10b-CTLFireability-09 1711365 m, 8446 m/sec, 3062018 t fired, .

Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 210/1082 16/32 DLCround-PT-10b-CTLFireability-09 1753668 m, 8460 m/sec, 3138589 t fired, .

Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 215/1082 16/32 DLCround-PT-10b-CTLFireability-09 1796616 m, 8589 m/sec, 3216844 t fired, .

Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 220/1082 17/32 DLCround-PT-10b-CTLFireability-09 1840291 m, 8735 m/sec, 3297723 t fired, .

Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 225/1082 17/32 DLCround-PT-10b-CTLFireability-09 1883301 m, 8602 m/sec, 3376800 t fired, .

Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 230/1082 17/32 DLCround-PT-10b-CTLFireability-09 1926451 m, 8630 m/sec, 3455797 t fired, .

Time elapsed: 583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 235/1082 18/32 DLCround-PT-10b-CTLFireability-09 1969465 m, 8602 m/sec, 3535440 t fired, .

Time elapsed: 588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 240/1082 18/32 DLCround-PT-10b-CTLFireability-09 2012570 m, 8621 m/sec, 3614745 t fired, .

Time elapsed: 593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 245/1082 18/32 DLCround-PT-10b-CTLFireability-09 2055526 m, 8591 m/sec, 3694053 t fired, .

Time elapsed: 598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 250/1082 19/32 DLCround-PT-10b-CTLFireability-09 2098146 m, 8524 m/sec, 3771592 t fired, .

Time elapsed: 603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 255/1082 19/32 DLCround-PT-10b-CTLFireability-09 2140771 m, 8525 m/sec, 3849637 t fired, .

Time elapsed: 608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 260/1082 20/32 DLCround-PT-10b-CTLFireability-09 2184326 m, 8711 m/sec, 3930460 t fired, .

Time elapsed: 613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 265/1082 20/32 DLCround-PT-10b-CTLFireability-09 2227538 m, 8642 m/sec, 4010512 t fired, .

Time elapsed: 618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 270/1082 20/32 DLCround-PT-10b-CTLFireability-09 2270473 m, 8587 m/sec, 4090314 t fired, .

Time elapsed: 623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 275/1082 21/32 DLCround-PT-10b-CTLFireability-09 2314317 m, 8768 m/sec, 4171377 t fired, .

Time elapsed: 628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 280/1082 21/32 DLCround-PT-10b-CTLFireability-09 2359415 m, 9019 m/sec, 4254614 t fired, .

Time elapsed: 633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 285/1082 22/32 DLCround-PT-10b-CTLFireability-09 2403186 m, 8754 m/sec, 4336387 t fired, .

Time elapsed: 638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 290/1082 22/32 DLCround-PT-10b-CTLFireability-09 2447048 m, 8772 m/sec, 4417115 t fired, .

Time elapsed: 643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 295/1082 23/32 DLCround-PT-10b-CTLFireability-09 2490952 m, 8780 m/sec, 4498877 t fired, .

Time elapsed: 648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 300/1082 23/32 DLCround-PT-10b-CTLFireability-09 2534563 m, 8722 m/sec, 4579787 t fired, .

Time elapsed: 653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 305/1082 23/32 DLCround-PT-10b-CTLFireability-09 2578882 m, 8863 m/sec, 4661358 t fired, .

Time elapsed: 658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 310/1082 24/32 DLCround-PT-10b-CTLFireability-09 2622294 m, 8682 m/sec, 4740215 t fired, .

Time elapsed: 663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 315/1082 24/32 DLCround-PT-10b-CTLFireability-09 2666321 m, 8805 m/sec, 4822924 t fired, .

Time elapsed: 668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 320/1082 25/32 DLCround-PT-10b-CTLFireability-09 2709728 m, 8681 m/sec, 4904212 t fired, .

Time elapsed: 673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 325/1082 25/32 DLCround-PT-10b-CTLFireability-09 2753406 m, 8735 m/sec, 4986405 t fired, .

Time elapsed: 678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 330/1082 25/32 DLCround-PT-10b-CTLFireability-09 2797467 m, 8812 m/sec, 5068236 t fired, .

Time elapsed: 683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 335/1082 26/32 DLCround-PT-10b-CTLFireability-09 2841532 m, 8813 m/sec, 5149615 t fired, .

Time elapsed: 688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 340/1082 26/32 DLCround-PT-10b-CTLFireability-09 2885574 m, 8808 m/sec, 5232011 t fired, .

Time elapsed: 693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 345/1082 27/32 DLCround-PT-10b-CTLFireability-09 2927926 m, 8470 m/sec, 5310394 t fired, .

Time elapsed: 698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 350/1082 27/32 DLCround-PT-10b-CTLFireability-09 2971348 m, 8684 m/sec, 5391487 t fired, .

Time elapsed: 703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 356/1082 27/32 DLCround-PT-10b-CTLFireability-09 3014314 m, 8593 m/sec, 5471066 t fired, .

Time elapsed: 709 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 361/1082 28/32 DLCround-PT-10b-CTLFireability-09 3059367 m, 9010 m/sec, 5554338 t fired, .

Time elapsed: 714 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 366/1082 28/32 DLCround-PT-10b-CTLFireability-09 3103477 m, 8822 m/sec, 5635876 t fired, .

Time elapsed: 719 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 371/1082 29/32 DLCround-PT-10b-CTLFireability-09 3147902 m, 8885 m/sec, 5719437 t fired, .

Time elapsed: 724 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 376/1082 29/32 DLCround-PT-10b-CTLFireability-09 3191339 m, 8687 m/sec, 5800967 t fired, .

Time elapsed: 729 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 381/1082 30/32 DLCround-PT-10b-CTLFireability-09 3234837 m, 8699 m/sec, 5881785 t fired, .

Time elapsed: 734 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 386/1082 30/32 DLCround-PT-10b-CTLFireability-09 3279576 m, 8947 m/sec, 5966121 t fired, .

Time elapsed: 739 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 391/1082 30/32 DLCround-PT-10b-CTLFireability-09 3322816 m, 8648 m/sec, 6046488 t fired, .

Time elapsed: 744 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 396/1082 31/32 DLCround-PT-10b-CTLFireability-09 3366842 m, 8805 m/sec, 6128941 t fired, .

Time elapsed: 749 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 401/1082 31/32 DLCround-PT-10b-CTLFireability-09 3410942 m, 8820 m/sec, 6211788 t fired, .

Time elapsed: 754 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 406/1082 32/32 DLCround-PT-10b-CTLFireability-09 3454663 m, 8744 m/sec, 6293731 t fired, .

Time elapsed: 759 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 1 0 1 0 0 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
65 LTL EXCL 411/1082 32/32 DLCround-PT-10b-CTLFireability-09 3498541 m, 8775 m/sec, 6376876 t fired, .

Time elapsed: 764 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 65 (type EXCL) for DLCround-PT-10b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-CTLFireability-01: AGEF 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10b-CTLFireability-09: SP ACTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 769 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 DLCround-PT-10b-CTLFireability-06
lola: time limit : 1415 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DLCround-PT-10b-CTLFireability-06
lola: result : false
lola: markings : 78
lola: fired transitions : 79
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-10b-CTLFireability-07
lola: time limit : 2831 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for DLCround-PT-10b-CTLFireability-07
lola: result : false
lola: markings : 85
lola: fired transitions : 486
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-CTLFireability-00: CONJ false CTL model checker
DLCround-PT-10b-CTLFireability-01: AGEF unknown AGGR
DLCround-PT-10b-CTLFireability-02: CTL unknown AGGR
DLCround-PT-10b-CTLFireability-03: CTL unknown AGGR
DLCround-PT-10b-CTLFireability-04: CTL unknown AGGR
DLCround-PT-10b-CTLFireability-05: CTL unknown AGGR
DLCround-PT-10b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-08: EF true findpath
DLCround-PT-10b-CTLFireability-09: SP ACTL unknown AGGR
DLCround-PT-10b-CTLFireability-10: CTL unknown AGGR
DLCround-PT-10b-CTLFireability-11: CTL unknown AGGR
DLCround-PT-10b-CTLFireability-12: DISJ true state space / EG
DLCround-PT-10b-CTLFireability-13: CTL false CTL model checker
DLCround-PT-10b-CTLFireability-14: CTL true CTL model checker
DLCround-PT-10b-CTLFireability-15: CTL unknown AGGR


Time elapsed: 769 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-10b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-10b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478700738"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-10b.tgz
mv DLCround-PT-10b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;