About the Execution of LoLa+red for DLCround-PT-10a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5197.287 | 206157.00 | 206422.00 | 937.50 | FTFTFT???FTT?FFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478700729.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-10a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478700729
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 6.3K Feb 25 19:45 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 25 19:45 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 19:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 25 19:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 20:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 25 20:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 20:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 115K Feb 25 20:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 660K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-10a-CTLCardinality-00
FORMULA_NAME DLCround-PT-10a-CTLCardinality-01
FORMULA_NAME DLCround-PT-10a-CTLCardinality-02
FORMULA_NAME DLCround-PT-10a-CTLCardinality-03
FORMULA_NAME DLCround-PT-10a-CTLCardinality-04
FORMULA_NAME DLCround-PT-10a-CTLCardinality-05
FORMULA_NAME DLCround-PT-10a-CTLCardinality-06
FORMULA_NAME DLCround-PT-10a-CTLCardinality-07
FORMULA_NAME DLCround-PT-10a-CTLCardinality-08
FORMULA_NAME DLCround-PT-10a-CTLCardinality-09
FORMULA_NAME DLCround-PT-10a-CTLCardinality-10
FORMULA_NAME DLCround-PT-10a-CTLCardinality-11
FORMULA_NAME DLCround-PT-10a-CTLCardinality-12
FORMULA_NAME DLCround-PT-10a-CTLCardinality-13
FORMULA_NAME DLCround-PT-10a-CTLCardinality-14
FORMULA_NAME DLCround-PT-10a-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678277431065
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-10a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 12:10:32] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-08 12:10:32] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 12:10:32] [INFO ] Load time of PNML (sax parser for PT used): 116 ms
[2023-03-08 12:10:32] [INFO ] Transformed 337 places.
[2023-03-08 12:10:32] [INFO ] Transformed 2605 transitions.
[2023-03-08 12:10:32] [INFO ] Found NUPN structural information;
[2023-03-08 12:10:32] [INFO ] Parsed PT model containing 337 places and 2605 transitions and 10130 arcs in 190 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 9 ms.
Ensure Unique test removed 247 transitions
Reduce redundant transitions removed 247 transitions.
FORMULA DLCround-PT-10a-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-10a-CTLCardinality-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 77 out of 337 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 337/337 places, 2358/2358 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 317 transition count 2070
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 317 transition count 2070
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 44 place count 317 transition count 2066
Drop transitions removed 690 transitions
Redundant transition composition rules discarded 690 transitions
Iterating global reduction 1 with 690 rules applied. Total rules applied 734 place count 317 transition count 1376
Applied a total of 734 rules in 98 ms. Remains 317 /337 variables (removed 20) and now considering 1376/2358 (removed 982) transitions.
[2023-03-08 12:10:32] [INFO ] Flow matrix only has 194 transitions (discarded 1182 similar events)
// Phase 1: matrix 194 rows 317 cols
[2023-03-08 12:10:32] [INFO ] Computed 213 place invariants in 18 ms
[2023-03-08 12:10:33] [INFO ] Implicit Places using invariants in 1041 ms returned [119, 121, 122, 123, 124, 125, 126, 128, 129, 130, 131, 133, 134, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 161, 163, 164, 166, 167, 168, 170, 172, 173, 174, 175, 176, 178, 180, 182, 183, 184, 185, 187, 188, 191, 192, 193, 194, 198, 199, 200, 201, 202, 203, 204, 205, 206, 209, 210, 211, 212, 215, 217, 218, 219, 221, 222, 223, 224, 225, 228, 229, 230, 231, 232, 233, 234, 237, 238, 239, 240, 243, 244, 245, 246, 247, 248, 250, 251, 252, 253, 254, 255, 256, 257, 259, 261, 262, 263, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 282, 284, 286, 287, 288, 289, 290, 291, 292, 293, 296, 297, 299, 300, 301, 303, 305, 306, 308, 309, 310, 311, 312, 313, 314, 315, 316]
Discarding 152 places :
Ensure Unique test removed 847 transitions
Reduce isomorphic transitions removed 847 transitions.
Implicit Place search using SMT only with invariants took 1074 ms to find 152 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 165/337 places, 529/2358 transitions.
Drop transitions removed 274 transitions
Redundant transition composition rules discarded 274 transitions
Iterating global reduction 0 with 274 rules applied. Total rules applied 274 place count 165 transition count 255
Applied a total of 274 rules in 6 ms. Remains 165 /165 variables (removed 0) and now considering 255/529 (removed 274) transitions.
[2023-03-08 12:10:33] [INFO ] Flow matrix only has 194 transitions (discarded 61 similar events)
// Phase 1: matrix 194 rows 165 cols
[2023-03-08 12:10:33] [INFO ] Computed 61 place invariants in 2 ms
[2023-03-08 12:10:33] [INFO ] Implicit Places using invariants in 68 ms returned []
[2023-03-08 12:10:33] [INFO ] Flow matrix only has 194 transitions (discarded 61 similar events)
[2023-03-08 12:10:33] [INFO ] Invariant cache hit.
[2023-03-08 12:10:34] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 12:10:34] [INFO ] Implicit Places using invariants and state equation in 79 ms returned []
Implicit Place search using SMT with State Equation took 149 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 165/337 places, 255/2358 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1329 ms. Remains : 165/337 places, 255/2358 transitions.
Support contains 77 out of 165 places after structural reductions.
[2023-03-08 12:10:34] [INFO ] Flatten gal took : 58 ms
[2023-03-08 12:10:34] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA DLCround-PT-10a-CTLCardinality-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 12:10:34] [INFO ] Flatten gal took : 21 ms
[2023-03-08 12:10:34] [INFO ] Input system was already deterministic with 255 transitions.
Support contains 66 out of 165 places (down from 77) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 627 ms. (steps per millisecond=15 ) properties (out of 54) seen :40
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 14) seen :0
Running SMT prover for 14 properties.
[2023-03-08 12:10:35] [INFO ] Flow matrix only has 194 transitions (discarded 61 similar events)
[2023-03-08 12:10:35] [INFO ] Invariant cache hit.
[2023-03-08 12:10:35] [INFO ] After 123ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:14
[2023-03-08 12:10:35] [INFO ] [Nat]Absence check using 61 positive place invariants in 9 ms returned sat
[2023-03-08 12:10:35] [INFO ] After 114ms SMT Verify possible using all constraints in natural domain returned unsat :14 sat :0
Fused 14 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 14 atomic propositions for a total of 13 simplifications.
Initial state reduction rules removed 2 formulas.
FORMULA DLCround-PT-10a-CTLCardinality-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-10a-CTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 12:10:35] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 11 ms
FORMULA DLCround-PT-10a-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 10 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 255 transitions.
Support contains 31 out of 165 places (down from 32) after GAL structural reductions.
Computed a total of 47 stabilizing places and 1 stable transitions
Graph (complete) has 315 edges and 165 vertex of which 119 are kept as prefixes of interest. Removing 46 places using SCC suffix rule.3 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 165/165 places, 255/255 transitions.
Graph (trivial) has 248 edges and 165 vertex of which 116 / 165 are part of one of the 15 SCC in 2 ms
Free SCC test removed 101 places
Ensure Unique test removed 233 transitions
Reduce isomorphic transitions removed 233 transitions.
Graph (complete) has 82 edges and 64 vertex of which 21 are kept as prefixes of interest. Removing 43 places using SCC suffix rule.1 ms
Discarding 43 places :
Also discarding 0 output transitions
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 14 place count 9 transition count 10
Iterating global reduction 0 with 12 rules applied. Total rules applied 26 place count 9 transition count 10
Applied a total of 26 rules in 9 ms. Remains 9 /165 variables (removed 156) and now considering 10/255 (removed 245) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 9/165 places, 10/255 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in LTL mode, iteration 0 : 165/165 places, 255/255 transitions.
Reduce places removed 46 places and 0 transitions.
Iterating post reduction 0 with 46 rules applied. Total rules applied 46 place count 119 transition count 255
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 56 place count 109 transition count 235
Iterating global reduction 1 with 10 rules applied. Total rules applied 66 place count 109 transition count 235
Applied a total of 66 rules in 4 ms. Remains 109 /165 variables (removed 56) and now considering 235/255 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 109/165 places, 235/255 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 235 transitions.
Starting structural reductions in LTL mode, iteration 0 : 165/165 places, 255/255 transitions.
Reduce places removed 43 places and 0 transitions.
Iterating post reduction 0 with 43 rules applied. Total rules applied 43 place count 122 transition count 255
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 50 place count 115 transition count 241
Iterating global reduction 1 with 7 rules applied. Total rules applied 57 place count 115 transition count 241
Applied a total of 57 rules in 2 ms. Remains 115 /165 variables (removed 50) and now considering 241/255 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 115/165 places, 241/255 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 241 transitions.
Starting structural reductions in LTL mode, iteration 0 : 165/165 places, 255/255 transitions.
Reduce places removed 44 places and 0 transitions.
Iterating post reduction 0 with 44 rules applied. Total rules applied 44 place count 121 transition count 255
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 54 place count 111 transition count 235
Iterating global reduction 1 with 10 rules applied. Total rules applied 64 place count 111 transition count 235
Applied a total of 64 rules in 3 ms. Remains 111 /165 variables (removed 54) and now considering 235/255 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 111/165 places, 235/255 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 235 transitions.
Starting structural reductions in LTL mode, iteration 0 : 165/165 places, 255/255 transitions.
Reduce places removed 46 places and 0 transitions.
Iterating post reduction 0 with 46 rules applied. Total rules applied 46 place count 119 transition count 255
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 56 place count 109 transition count 235
Iterating global reduction 1 with 10 rules applied. Total rules applied 66 place count 109 transition count 235
Applied a total of 66 rules in 4 ms. Remains 109 /165 variables (removed 56) and now considering 235/255 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 109/165 places, 235/255 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 235 transitions.
Starting structural reductions in LTL mode, iteration 0 : 165/165 places, 255/255 transitions.
Reduce places removed 45 places and 0 transitions.
Iterating post reduction 0 with 45 rules applied. Total rules applied 45 place count 120 transition count 255
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 55 place count 110 transition count 235
Iterating global reduction 1 with 10 rules applied. Total rules applied 65 place count 110 transition count 235
Applied a total of 65 rules in 4 ms. Remains 110 /165 variables (removed 55) and now considering 235/255 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 110/165 places, 235/255 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 235 transitions.
Starting structural reductions in LTL mode, iteration 0 : 165/165 places, 255/255 transitions.
Reduce places removed 43 places and 0 transitions.
Iterating post reduction 0 with 43 rules applied. Total rules applied 43 place count 122 transition count 255
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 53 place count 112 transition count 235
Iterating global reduction 1 with 10 rules applied. Total rules applied 63 place count 112 transition count 235
Applied a total of 63 rules in 4 ms. Remains 112 /165 variables (removed 53) and now considering 235/255 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 112/165 places, 235/255 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 6 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 235 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 165/165 places, 255/255 transitions.
Graph (trivial) has 251 edges and 165 vertex of which 117 / 165 are part of one of the 15 SCC in 1 ms
Free SCC test removed 102 places
Ensure Unique test removed 236 transitions
Reduce isomorphic transitions removed 236 transitions.
Graph (complete) has 79 edges and 63 vertex of which 18 are kept as prefixes of interest. Removing 45 places using SCC suffix rule.1 ms
Discarding 45 places :
Also discarding 0 output transitions
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 15 place count 5 transition count 6
Iterating global reduction 0 with 13 rules applied. Total rules applied 28 place count 5 transition count 6
Applied a total of 28 rules in 3 ms. Remains 5 /165 variables (removed 160) and now considering 6/255 (removed 249) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 5/165 places, 6/255 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 0 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 165/165 places, 255/255 transitions.
Graph (trivial) has 249 edges and 165 vertex of which 116 / 165 are part of one of the 15 SCC in 0 ms
Free SCC test removed 101 places
Ensure Unique test removed 234 transitions
Reduce isomorphic transitions removed 234 transitions.
Graph (complete) has 81 edges and 64 vertex of which 20 are kept as prefixes of interest. Removing 44 places using SCC suffix rule.1 ms
Discarding 44 places :
Also discarding 0 output transitions
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 14 place count 8 transition count 9
Iterating global reduction 0 with 12 rules applied. Total rules applied 26 place count 8 transition count 9
Applied a total of 26 rules in 3 ms. Remains 8 /165 variables (removed 157) and now considering 9/255 (removed 246) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 8/165 places, 9/255 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 0 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 0 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 9 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 165/165 places, 255/255 transitions.
Graph (trivial) has 250 edges and 165 vertex of which 116 / 165 are part of one of the 16 SCC in 0 ms
Free SCC test removed 100 places
Ensure Unique test removed 232 transitions
Reduce isomorphic transitions removed 232 transitions.
Graph (complete) has 83 edges and 65 vertex of which 19 are kept as prefixes of interest. Removing 46 places using SCC suffix rule.0 ms
Discarding 46 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 3 place count 19 transition count 22
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 5 place count 18 transition count 21
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 18 place count 5 transition count 8
Iterating global reduction 2 with 13 rules applied. Total rules applied 31 place count 5 transition count 8
Applied a total of 31 rules in 3 ms. Remains 5 /165 variables (removed 160) and now considering 8/255 (removed 247) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 5/165 places, 8/255 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 1 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 0 ms
[2023-03-08 12:10:35] [INFO ] Input system was already deterministic with 8 transitions.
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 7 ms
[2023-03-08 12:10:35] [INFO ] Flatten gal took : 8 ms
[2023-03-08 12:10:35] [INFO ] Export to MCC of 10 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 1 ms.
[2023-03-08 12:10:35] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 165 places, 255 transitions and 570 arcs took 2 ms.
Total runtime 3404 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-10a
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
FORMULA DLCround-PT-10a-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-10a-CTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678277637222
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 30 (type EXCL) for 3 DLCround-PT-10a-CTLCardinality-05
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 30 (type EXCL) for DLCround-PT-10a-CTLCardinality-05
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-10a-CTLCardinality-08
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:703
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/400 4/32 DLCround-PT-10a-CTLCardinality-08 617166 m, 123433 m/sec, 4235019 t fired, .
Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/400 6/32 DLCround-PT-10a-CTLCardinality-08 1171201 m, 110807 m/sec, 8168443 t fired, .
Time elapsed: 10 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/400 9/32 DLCround-PT-10a-CTLCardinality-08 1690373 m, 103834 m/sec, 11971404 t fired, .
Time elapsed: 15 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/400 11/32 DLCround-PT-10a-CTLCardinality-08 2179593 m, 97844 m/sec, 15671237 t fired, .
Time elapsed: 20 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/400 14/32 DLCround-PT-10a-CTLCardinality-08 2671331 m, 98347 m/sec, 19361153 t fired, .
Time elapsed: 25 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/400 16/32 DLCround-PT-10a-CTLCardinality-08 3167512 m, 99236 m/sec, 23071646 t fired, .
Time elapsed: 30 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/400 18/32 DLCround-PT-10a-CTLCardinality-08 3659740 m, 98445 m/sec, 26661156 t fired, .
Time elapsed: 35 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/400 21/32 DLCround-PT-10a-CTLCardinality-08 4238643 m, 115780 m/sec, 30223457 t fired, .
Time elapsed: 40 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/400 24/32 DLCround-PT-10a-CTLCardinality-08 4840739 m, 120419 m/sec, 33682388 t fired, .
Time elapsed: 45 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/400 26/32 DLCround-PT-10a-CTLCardinality-08 5350585 m, 101969 m/sec, 37214621 t fired, .
Time elapsed: 50 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/400 29/32 DLCround-PT-10a-CTLCardinality-08 5831747 m, 96232 m/sec, 40695711 t fired, .
Time elapsed: 55 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/400 31/32 DLCround-PT-10a-CTLCardinality-08 6351145 m, 103879 m/sec, 44030444 t fired, .
Time elapsed: 60 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 13 (type EXCL) for DLCround-PT-10a-CTLCardinality-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 19 (type EXCL) for 18 DLCround-PT-10a-CTLCardinality-12
lola: time limit : 441 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/441 4/32 DLCround-PT-10a-CTLCardinality-12 662191 m, 132438 m/sec, 4034401 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/441 6/32 DLCround-PT-10a-CTLCardinality-12 1211831 m, 109928 m/sec, 7508472 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/441 9/32 DLCround-PT-10a-CTLCardinality-12 1704513 m, 98536 m/sec, 10779503 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/441 11/32 DLCround-PT-10a-CTLCardinality-12 2180946 m, 95286 m/sec, 13946358 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/441 13/32 DLCround-PT-10a-CTLCardinality-12 2645392 m, 92889 m/sec, 17174933 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/441 16/32 DLCround-PT-10a-CTLCardinality-12 3100127 m, 90947 m/sec, 20283899 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/441 18/32 DLCround-PT-10a-CTLCardinality-12 3593665 m, 98707 m/sec, 23450613 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/441 20/32 DLCround-PT-10a-CTLCardinality-12 4123384 m, 105943 m/sec, 26532667 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/441 23/32 DLCround-PT-10a-CTLCardinality-12 4647279 m, 104779 m/sec, 29734503 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/441 25/32 DLCround-PT-10a-CTLCardinality-12 5111809 m, 92906 m/sec, 32742318 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/441 27/32 DLCround-PT-10a-CTLCardinality-12 5541346 m, 85907 m/sec, 35772673 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/441 29/32 DLCround-PT-10a-CTLCardinality-12 5979997 m, 87730 m/sec, 38793811 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/441 31/32 DLCround-PT-10a-CTLCardinality-12 6385239 m, 81048 m/sec, 41720817 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 19 (type EXCL) for DLCround-PT-10a-CTLCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 16 (type EXCL) for 15 DLCround-PT-10a-CTLCardinality-09
lola: time limit : 495 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DLCround-PT-10a-CTLCardinality-09
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-10a-CTLCardinality-07
lola: time limit : 577 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/577 7/32 DLCround-PT-10a-CTLCardinality-07 1440928 m, 288185 m/sec, 4503736 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/577 13/32 DLCround-PT-10a-CTLCardinality-07 2702196 m, 252253 m/sec, 8485571 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/577 19/32 DLCround-PT-10a-CTLCardinality-07 3916529 m, 242866 m/sec, 12297391 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/577 24/32 DLCround-PT-10a-CTLCardinality-07 5130248 m, 242743 m/sec, 16164523 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/577 29/32 DLCround-PT-10a-CTLCardinality-07 6296282 m, 233206 m/sec, 19827394 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 10 (type EXCL) for DLCround-PT-10a-CTLCardinality-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-10a-CTLCardinality-06
lola: time limit : 687 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/687 7/32 DLCround-PT-10a-CTLCardinality-06 1417544 m, 283508 m/sec, 4428184 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/687 12/32 DLCround-PT-10a-CTLCardinality-06 2620166 m, 240524 m/sec, 8239382 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/687 18/32 DLCround-PT-10a-CTLCardinality-06 3758043 m, 227575 m/sec, 11789699 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 21/687 22/32 DLCround-PT-10a-CTLCardinality-06 4875575 m, 223506 m/sec, 15354984 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 26/687 27/32 DLCround-PT-10a-CTLCardinality-06 5973456 m, 219576 m/sec, 18792276 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 31/687 32/32 DLCround-PT-10a-CTLCardinality-06 7123799 m, 230068 m/sec, 22487980 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-10a-CTLCardinality-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10a-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-10a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-10a-CTLCardinality-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-10a-CTLCardinality-15
lola: time limit : 849 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for DLCround-PT-10a-CTLCardinality-15
lola: result : true
lola: markings : 4
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-10a-CTLCardinality-13
lola: time limit : 1133 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DLCround-PT-10a-CTLCardinality-13
lola: result : false
lola: markings : 3
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-10a-CTLCardinality-01
lola: time limit : 1699 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCround-PT-10a-CTLCardinality-01
lola: result : true
lola: markings : 2
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-10a-CTLCardinality-14
lola: time limit : 3399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCround-PT-10a-CTLCardinality-14
lola: result : false
lola: markings : 5
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 10
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10a-CTLCardinality-01: CTL true CTL model checker
DLCround-PT-10a-CTLCardinality-05: AXAG true state space /EXEF
DLCround-PT-10a-CTLCardinality-06: CTL unknown AGGR
DLCround-PT-10a-CTLCardinality-07: CTL unknown AGGR
DLCround-PT-10a-CTLCardinality-08: CTL unknown AGGR
DLCround-PT-10a-CTLCardinality-09: CTL false CTL model checker
DLCround-PT-10a-CTLCardinality-12: CTL unknown AGGR
DLCround-PT-10a-CTLCardinality-13: CTL false CTL model checker
DLCround-PT-10a-CTLCardinality-14: CTL false CTL model checker
DLCround-PT-10a-CTLCardinality-15: AGEF true tscc_search
Time elapsed: 201 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-10a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-10a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478700729"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-10a.tgz
mv DLCround-PT-10a execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;