Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478600674.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-06b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478600674
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 6.5K Feb 25 18:24 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 25 18:24 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 18:23 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 18:23 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.8K Feb 25 18:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 25 18:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 18:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 22K Feb 25 18:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 813K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-06b-CTLFireability-00
FORMULA_NAME DLCround-PT-06b-CTLFireability-01
FORMULA_NAME DLCround-PT-06b-CTLFireability-02
FORMULA_NAME DLCround-PT-06b-CTLFireability-03
FORMULA_NAME DLCround-PT-06b-CTLFireability-04
FORMULA_NAME DLCround-PT-06b-CTLFireability-05
FORMULA_NAME DLCround-PT-06b-CTLFireability-06
FORMULA_NAME DLCround-PT-06b-CTLFireability-07
FORMULA_NAME DLCround-PT-06b-CTLFireability-08
FORMULA_NAME DLCround-PT-06b-CTLFireability-09
FORMULA_NAME DLCround-PT-06b-CTLFireability-10
FORMULA_NAME DLCround-PT-06b-CTLFireability-11
FORMULA_NAME DLCround-PT-06b-CTLFireability-12
FORMULA_NAME DLCround-PT-06b-CTLFireability-13
FORMULA_NAME DLCround-PT-06b-CTLFireability-14
FORMULA_NAME DLCround-PT-06b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678273304059

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-06b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 11:01:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 11:01:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 11:01:45] [INFO ] Load time of PNML (sax parser for PT used): 132 ms
[2023-03-08 11:01:45] [INFO ] Transformed 2340 places.
[2023-03-08 11:01:45] [INFO ] Transformed 3456 transitions.
[2023-03-08 11:01:45] [INFO ] Found NUPN structural information;
[2023-03-08 11:01:45] [INFO ] Parsed PT model containing 2340 places and 3456 transitions and 9288 arcs in 220 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 133 out of 2340 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2340/2340 places, 3456/3456 transitions.
Discarding 391 places :
Symmetric choice reduction at 0 with 391 rule applications. Total rules 391 place count 1949 transition count 3065
Iterating global reduction 0 with 391 rules applied. Total rules applied 782 place count 1949 transition count 3065
Discarding 295 places :
Symmetric choice reduction at 0 with 295 rule applications. Total rules 1077 place count 1654 transition count 2770
Iterating global reduction 0 with 295 rules applied. Total rules applied 1372 place count 1654 transition count 2770
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 1379 place count 1654 transition count 2763
Discarding 45 places :
Symmetric choice reduction at 1 with 45 rule applications. Total rules 1424 place count 1609 transition count 2697
Iterating global reduction 1 with 45 rules applied. Total rules applied 1469 place count 1609 transition count 2697
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 1496 place count 1582 transition count 2670
Iterating global reduction 1 with 27 rules applied. Total rules applied 1523 place count 1582 transition count 2670
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 1525 place count 1582 transition count 2668
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 1538 place count 1569 transition count 2655
Iterating global reduction 2 with 13 rules applied. Total rules applied 1551 place count 1569 transition count 2655
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 1564 place count 1556 transition count 2642
Iterating global reduction 2 with 13 rules applied. Total rules applied 1577 place count 1556 transition count 2642
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 1590 place count 1543 transition count 2629
Iterating global reduction 2 with 13 rules applied. Total rules applied 1603 place count 1543 transition count 2629
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 1610 place count 1536 transition count 2622
Iterating global reduction 2 with 7 rules applied. Total rules applied 1617 place count 1536 transition count 2622
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 1620 place count 1533 transition count 2619
Iterating global reduction 2 with 3 rules applied. Total rules applied 1623 place count 1533 transition count 2619
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 1626 place count 1530 transition count 2616
Iterating global reduction 2 with 3 rules applied. Total rules applied 1629 place count 1530 transition count 2616
Applied a total of 1629 rules in 1036 ms. Remains 1530 /2340 variables (removed 810) and now considering 2616/3456 (removed 840) transitions.
// Phase 1: matrix 2616 rows 1530 cols
[2023-03-08 11:01:46] [INFO ] Computed 109 place invariants in 30 ms
[2023-03-08 11:01:47] [INFO ] Implicit Places using invariants in 560 ms returned []
[2023-03-08 11:01:47] [INFO ] Invariant cache hit.
[2023-03-08 11:01:48] [INFO ] Implicit Places using invariants and state equation in 1106 ms returned []
Implicit Place search using SMT with State Equation took 1689 ms to find 0 implicit places.
[2023-03-08 11:01:48] [INFO ] Invariant cache hit.
[2023-03-08 11:01:49] [INFO ] Dead Transitions using invariants and state equation in 1046 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1530/2340 places, 2616/3456 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3773 ms. Remains : 1530/2340 places, 2616/3456 transitions.
Support contains 133 out of 1530 places after structural reductions.
[2023-03-08 11:01:49] [INFO ] Flatten gal took : 160 ms
[2023-03-08 11:01:50] [INFO ] Flatten gal took : 98 ms
[2023-03-08 11:01:50] [INFO ] Input system was already deterministic with 2616 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 539 ms. (steps per millisecond=18 ) properties (out of 88) seen :71
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 17) seen :0
Running SMT prover for 17 properties.
[2023-03-08 11:01:50] [INFO ] Invariant cache hit.
[2023-03-08 11:01:51] [INFO ] [Real]Absence check using 109 positive place invariants in 51 ms returned sat
[2023-03-08 11:01:53] [INFO ] After 2905ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:17
[2023-03-08 11:01:54] [INFO ] [Nat]Absence check using 109 positive place invariants in 61 ms returned sat
[2023-03-08 11:01:56] [INFO ] After 1698ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :17
[2023-03-08 11:01:58] [INFO ] After 3882ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :17
Attempting to minimize the solution found.
Minimization took 1034 ms.
[2023-03-08 11:01:59] [INFO ] After 5939ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :17
Fused 17 Parikh solutions to 13 different solutions.
Parikh walk visited 12 properties in 360 ms.
Support contains 10 out of 1530 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Graph (trivial) has 1381 edges and 1530 vertex of which 403 / 1530 are part of one of the 32 SCC in 10 ms
Free SCC test removed 371 places
Drop transitions removed 421 transitions
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 432 transitions.
Drop transitions removed 263 transitions
Trivial Post-agglo rules discarded 263 transitions
Performed 263 trivial Post agglomeration. Transition count delta: 263
Iterating post reduction 0 with 263 rules applied. Total rules applied 264 place count 1159 transition count 1921
Reduce places removed 263 places and 0 transitions.
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Drop transitions removed 25 transitions
Trivial Post-agglo rules discarded 25 transitions
Performed 25 trivial Post agglomeration. Transition count delta: 25
Iterating post reduction 1 with 301 rules applied. Total rules applied 565 place count 896 transition count 1883
Reduce places removed 25 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 27 rules applied. Total rules applied 592 place count 871 transition count 1881
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 593 place count 870 transition count 1881
Performed 99 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 99 Pre rules applied. Total rules applied 593 place count 870 transition count 1782
Deduced a syphon composed of 99 places in 4 ms
Reduce places removed 99 places and 0 transitions.
Iterating global reduction 4 with 198 rules applied. Total rules applied 791 place count 771 transition count 1782
Discarding 73 places :
Symmetric choice reduction at 4 with 73 rule applications. Total rules 864 place count 698 transition count 1457
Iterating global reduction 4 with 73 rules applied. Total rules applied 937 place count 698 transition count 1457
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 940 place count 698 transition count 1454
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 18 Pre rules applied. Total rules applied 940 place count 698 transition count 1436
Deduced a syphon composed of 18 places in 6 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 5 with 36 rules applied. Total rules applied 976 place count 680 transition count 1436
Performed 251 Post agglomeration using F-continuation condition with reduction of 5 identical transitions.
Deduced a syphon composed of 251 places in 0 ms
Reduce places removed 251 places and 0 transitions.
Iterating global reduction 5 with 502 rules applied. Total rules applied 1478 place count 429 transition count 1180
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 5 with 7 rules applied. Total rules applied 1485 place count 429 transition count 1173
Discarding 24 places :
Symmetric choice reduction at 6 with 24 rule applications. Total rules 1509 place count 405 transition count 948
Iterating global reduction 6 with 24 rules applied. Total rules applied 1533 place count 405 transition count 948
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 6 with 20 rules applied. Total rules applied 1553 place count 405 transition count 928
Performed 36 Post agglomeration using F-continuation condition with reduction of 21 identical transitions.
Deduced a syphon composed of 36 places in 1 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 7 with 72 rules applied. Total rules applied 1625 place count 369 transition count 1223
Drop transitions removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 7 with 12 rules applied. Total rules applied 1637 place count 369 transition count 1211
Renaming transitions due to excessive name length > 1024 char.
Discarding 16 places :
Symmetric choice reduction at 8 with 16 rule applications. Total rules 1653 place count 353 transition count 905
Iterating global reduction 8 with 16 rules applied. Total rules applied 1669 place count 353 transition count 905
Ensure Unique test removed 35 transitions
Reduce isomorphic transitions removed 35 transitions.
Iterating post reduction 8 with 35 rules applied. Total rules applied 1704 place count 353 transition count 870
Drop transitions removed 89 transitions
Redundant transition composition rules discarded 89 transitions
Iterating global reduction 9 with 89 rules applied. Total rules applied 1793 place count 353 transition count 781
Discarding 7 places :
Symmetric choice reduction at 9 with 7 rule applications. Total rules 1800 place count 346 transition count 710
Iterating global reduction 9 with 7 rules applied. Total rules applied 1807 place count 346 transition count 710
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 9 with 7 rules applied. Total rules applied 1814 place count 346 transition count 703
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -27
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 10 with 6 rules applied. Total rules applied 1820 place count 343 transition count 730
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 10 with 6 rules applied. Total rules applied 1826 place count 343 transition count 724
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 11 with 16 rules applied. Total rules applied 1842 place count 343 transition count 708
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -22
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 11 with 4 rules applied. Total rules applied 1846 place count 341 transition count 730
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 1848 place count 341 transition count 728
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 12 with 4 rules applied. Total rules applied 1852 place count 341 transition count 724
Free-agglomeration rule applied 201 times with reduction of 112 identical transitions.
Iterating global reduction 12 with 201 rules applied. Total rules applied 2053 place count 341 transition count 411
Reduce places removed 201 places and 0 transitions.
Drop transitions removed 221 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 222 transitions.
Graph (complete) has 303 edges and 140 vertex of which 95 are kept as prefixes of interest. Removing 45 places using SCC suffix rule.1 ms
Discarding 45 places :
Also discarding 15 output transitions
Drop transitions removed 15 transitions
Iterating post reduction 12 with 424 rules applied. Total rules applied 2477 place count 95 transition count 174
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 13 with 3 rules applied. Total rules applied 2480 place count 95 transition count 171
Discarding 33 places :
Symmetric choice reduction at 14 with 33 rule applications. Total rules 2513 place count 62 transition count 121
Iterating global reduction 14 with 33 rules applied. Total rules applied 2546 place count 62 transition count 121
Drop transitions removed 17 transitions
Redundant transition composition rules discarded 17 transitions
Iterating global reduction 14 with 17 rules applied. Total rules applied 2563 place count 62 transition count 104
Applied a total of 2563 rules in 342 ms. Remains 62 /1530 variables (removed 1468) and now considering 104/2616 (removed 2512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 342 ms. Remains : 62/1530 places, 104/2616 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 5) seen :4
Finished Best-First random walk after 199 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=199 )
[2023-03-08 11:02:00] [INFO ] Flatten gal took : 69 ms
[2023-03-08 11:02:00] [INFO ] Flatten gal took : 65 ms
[2023-03-08 11:02:00] [INFO ] Input system was already deterministic with 2616 transitions.
Computed a total of 239 stabilizing places and 239 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 1488 transition count 2547
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 1488 transition count 2547
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 85 place count 1488 transition count 2546
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 106 place count 1467 transition count 2516
Iterating global reduction 1 with 21 rules applied. Total rules applied 127 place count 1467 transition count 2516
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 135 place count 1459 transition count 2507
Iterating global reduction 1 with 8 rules applied. Total rules applied 143 place count 1459 transition count 2507
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 151 place count 1451 transition count 2499
Iterating global reduction 1 with 8 rules applied. Total rules applied 159 place count 1451 transition count 2499
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 160 place count 1451 transition count 2498
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 167 place count 1444 transition count 2491
Iterating global reduction 2 with 7 rules applied. Total rules applied 174 place count 1444 transition count 2491
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 179 place count 1439 transition count 2486
Iterating global reduction 2 with 5 rules applied. Total rules applied 184 place count 1439 transition count 2486
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 187 place count 1436 transition count 2483
Iterating global reduction 2 with 3 rules applied. Total rules applied 190 place count 1436 transition count 2483
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 191 place count 1435 transition count 2482
Iterating global reduction 2 with 1 rules applied. Total rules applied 192 place count 1435 transition count 2482
Applied a total of 192 rules in 346 ms. Remains 1435 /1530 variables (removed 95) and now considering 2482/2616 (removed 134) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 346 ms. Remains : 1435/1530 places, 2482/2616 transitions.
[2023-03-08 11:02:01] [INFO ] Flatten gal took : 55 ms
[2023-03-08 11:02:01] [INFO ] Flatten gal took : 58 ms
[2023-03-08 11:02:01] [INFO ] Input system was already deterministic with 2482 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 1487 transition count 2537
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 1487 transition count 2537
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 87 place count 1487 transition count 2536
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 107 place count 1467 transition count 2507
Iterating global reduction 1 with 20 rules applied. Total rules applied 127 place count 1467 transition count 2507
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 134 place count 1460 transition count 2499
Iterating global reduction 1 with 7 rules applied. Total rules applied 141 place count 1460 transition count 2499
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 148 place count 1453 transition count 2492
Iterating global reduction 1 with 7 rules applied. Total rules applied 155 place count 1453 transition count 2492
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 156 place count 1453 transition count 2491
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 162 place count 1447 transition count 2485
Iterating global reduction 2 with 6 rules applied. Total rules applied 168 place count 1447 transition count 2485
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 172 place count 1443 transition count 2481
Iterating global reduction 2 with 4 rules applied. Total rules applied 176 place count 1443 transition count 2481
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 178 place count 1441 transition count 2479
Iterating global reduction 2 with 2 rules applied. Total rules applied 180 place count 1441 transition count 2479
Applied a total of 180 rules in 295 ms. Remains 1441 /1530 variables (removed 89) and now considering 2479/2616 (removed 137) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 296 ms. Remains : 1441/1530 places, 2479/2616 transitions.
[2023-03-08 11:02:01] [INFO ] Flatten gal took : 51 ms
[2023-03-08 11:02:01] [INFO ] Flatten gal took : 55 ms
[2023-03-08 11:02:01] [INFO ] Input system was already deterministic with 2479 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 1491 transition count 2550
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 1491 transition count 2550
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 79 place count 1491 transition count 2549
Discarding 16 places :
Symmetric choice reduction at 1 with 16 rule applications. Total rules 95 place count 1475 transition count 2524
Iterating global reduction 1 with 16 rules applied. Total rules applied 111 place count 1475 transition count 2524
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 117 place count 1469 transition count 2517
Iterating global reduction 1 with 6 rules applied. Total rules applied 123 place count 1469 transition count 2517
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 129 place count 1463 transition count 2511
Iterating global reduction 1 with 6 rules applied. Total rules applied 135 place count 1463 transition count 2511
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 136 place count 1463 transition count 2510
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 141 place count 1458 transition count 2505
Iterating global reduction 2 with 5 rules applied. Total rules applied 146 place count 1458 transition count 2505
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 149 place count 1455 transition count 2502
Iterating global reduction 2 with 3 rules applied. Total rules applied 152 place count 1455 transition count 2502
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 155 place count 1452 transition count 2499
Iterating global reduction 2 with 3 rules applied. Total rules applied 158 place count 1452 transition count 2499
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 159 place count 1451 transition count 2498
Iterating global reduction 2 with 1 rules applied. Total rules applied 160 place count 1451 transition count 2498
Applied a total of 160 rules in 339 ms. Remains 1451 /1530 variables (removed 79) and now considering 2498/2616 (removed 118) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 339 ms. Remains : 1451/1530 places, 2498/2616 transitions.
[2023-03-08 11:02:02] [INFO ] Flatten gal took : 54 ms
[2023-03-08 11:02:02] [INFO ] Flatten gal took : 53 ms
[2023-03-08 11:02:02] [INFO ] Input system was already deterministic with 2498 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 1489 transition count 2539
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 1489 transition count 2539
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 83 place count 1489 transition count 2538
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 103 place count 1469 transition count 2509
Iterating global reduction 1 with 20 rules applied. Total rules applied 123 place count 1469 transition count 2509
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 129 place count 1463 transition count 2503
Iterating global reduction 1 with 6 rules applied. Total rules applied 135 place count 1463 transition count 2503
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 141 place count 1457 transition count 2497
Iterating global reduction 1 with 6 rules applied. Total rules applied 147 place count 1457 transition count 2497
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 153 place count 1451 transition count 2491
Iterating global reduction 1 with 6 rules applied. Total rules applied 159 place count 1451 transition count 2491
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 163 place count 1447 transition count 2487
Iterating global reduction 1 with 4 rules applied. Total rules applied 167 place count 1447 transition count 2487
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 169 place count 1445 transition count 2485
Iterating global reduction 1 with 2 rules applied. Total rules applied 171 place count 1445 transition count 2485
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 172 place count 1444 transition count 2484
Iterating global reduction 1 with 1 rules applied. Total rules applied 173 place count 1444 transition count 2484
Applied a total of 173 rules in 340 ms. Remains 1444 /1530 variables (removed 86) and now considering 2484/2616 (removed 132) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 340 ms. Remains : 1444/1530 places, 2484/2616 transitions.
[2023-03-08 11:02:02] [INFO ] Flatten gal took : 47 ms
[2023-03-08 11:02:02] [INFO ] Flatten gal took : 49 ms
[2023-03-08 11:02:03] [INFO ] Input system was already deterministic with 2484 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 1484 transition count 2534
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 1484 transition count 2534
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 93 place count 1484 transition count 2533
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 115 place count 1462 transition count 2502
Iterating global reduction 1 with 22 rules applied. Total rules applied 137 place count 1462 transition count 2502
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 145 place count 1454 transition count 2493
Iterating global reduction 1 with 8 rules applied. Total rules applied 153 place count 1454 transition count 2493
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 161 place count 1446 transition count 2485
Iterating global reduction 1 with 8 rules applied. Total rules applied 169 place count 1446 transition count 2485
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 170 place count 1446 transition count 2484
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 177 place count 1439 transition count 2477
Iterating global reduction 2 with 7 rules applied. Total rules applied 184 place count 1439 transition count 2477
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 189 place count 1434 transition count 2472
Iterating global reduction 2 with 5 rules applied. Total rules applied 194 place count 1434 transition count 2472
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 197 place count 1431 transition count 2469
Iterating global reduction 2 with 3 rules applied. Total rules applied 200 place count 1431 transition count 2469
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 201 place count 1430 transition count 2468
Iterating global reduction 2 with 1 rules applied. Total rules applied 202 place count 1430 transition count 2468
Applied a total of 202 rules in 355 ms. Remains 1430 /1530 variables (removed 100) and now considering 2468/2616 (removed 148) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 355 ms. Remains : 1430/1530 places, 2468/2616 transitions.
[2023-03-08 11:02:03] [INFO ] Flatten gal took : 44 ms
[2023-03-08 11:02:03] [INFO ] Flatten gal took : 48 ms
[2023-03-08 11:02:03] [INFO ] Input system was already deterministic with 2468 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Graph (trivial) has 1392 edges and 1530 vertex of which 403 / 1530 are part of one of the 32 SCC in 3 ms
Free SCC test removed 371 places
Ensure Unique test removed 400 transitions
Reduce isomorphic transitions removed 400 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 266 transitions
Trivial Post-agglo rules discarded 266 transitions
Performed 266 trivial Post agglomeration. Transition count delta: 266
Iterating post reduction 0 with 266 rules applied. Total rules applied 267 place count 1158 transition count 1949
Reduce places removed 266 places and 0 transitions.
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Drop transitions removed 25 transitions
Trivial Post-agglo rules discarded 25 transitions
Performed 25 trivial Post agglomeration. Transition count delta: 25
Iterating post reduction 1 with 304 rules applied. Total rules applied 571 place count 892 transition count 1911
Reduce places removed 25 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 27 rules applied. Total rules applied 598 place count 867 transition count 1909
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 599 place count 866 transition count 1909
Performed 99 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 99 Pre rules applied. Total rules applied 599 place count 866 transition count 1810
Deduced a syphon composed of 99 places in 4 ms
Reduce places removed 99 places and 0 transitions.
Iterating global reduction 4 with 198 rules applied. Total rules applied 797 place count 767 transition count 1810
Discarding 76 places :
Symmetric choice reduction at 4 with 76 rule applications. Total rules 873 place count 691 transition count 1464
Iterating global reduction 4 with 76 rules applied. Total rules applied 949 place count 691 transition count 1464
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 952 place count 691 transition count 1461
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 20 Pre rules applied. Total rules applied 952 place count 691 transition count 1441
Deduced a syphon composed of 20 places in 3 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 5 with 40 rules applied. Total rules applied 992 place count 671 transition count 1441
Performed 229 Post agglomeration using F-continuation condition.Transition count delta: 229
Deduced a syphon composed of 229 places in 1 ms
Reduce places removed 229 places and 0 transitions.
Iterating global reduction 5 with 458 rules applied. Total rules applied 1450 place count 442 transition count 1212
Discarding 24 places :
Symmetric choice reduction at 5 with 24 rule applications. Total rules 1474 place count 418 transition count 987
Iterating global reduction 5 with 24 rules applied. Total rules applied 1498 place count 418 transition count 987
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 5 with 19 rules applied. Total rules applied 1517 place count 418 transition count 968
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 6 with 14 rules applied. Total rules applied 1531 place count 418 transition count 954
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 6 with 7 rules applied. Total rules applied 1538 place count 418 transition count 947
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 7 with 7 rules applied. Total rules applied 1545 place count 411 transition count 947
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 1547 place count 409 transition count 945
Applied a total of 1547 rules in 169 ms. Remains 409 /1530 variables (removed 1121) and now considering 945/2616 (removed 1671) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 169 ms. Remains : 409/1530 places, 945/2616 transitions.
[2023-03-08 11:02:03] [INFO ] Flatten gal took : 19 ms
[2023-03-08 11:02:03] [INFO ] Flatten gal took : 21 ms
[2023-03-08 11:02:03] [INFO ] Input system was already deterministic with 945 transitions.
Finished random walk after 2455 steps, including 0 resets, run visited all 1 properties in 26 ms. (steps per millisecond=94 )
FORMULA DLCround-PT-06b-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Graph (trivial) has 1376 edges and 1530 vertex of which 397 / 1530 are part of one of the 32 SCC in 1 ms
Free SCC test removed 365 places
Ensure Unique test removed 392 transitions
Reduce isomorphic transitions removed 392 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 259 transitions
Trivial Post-agglo rules discarded 259 transitions
Performed 259 trivial Post agglomeration. Transition count delta: 259
Iterating post reduction 0 with 259 rules applied. Total rules applied 260 place count 1164 transition count 1964
Reduce places removed 259 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Drop transitions removed 22 transitions
Trivial Post-agglo rules discarded 22 transitions
Performed 22 trivial Post agglomeration. Transition count delta: 22
Iterating post reduction 1 with 292 rules applied. Total rules applied 552 place count 905 transition count 1931
Reduce places removed 22 places and 0 transitions.
Iterating post reduction 2 with 22 rules applied. Total rules applied 574 place count 883 transition count 1931
Performed 104 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 104 Pre rules applied. Total rules applied 574 place count 883 transition count 1827
Deduced a syphon composed of 104 places in 3 ms
Reduce places removed 104 places and 0 transitions.
Iterating global reduction 3 with 208 rules applied. Total rules applied 782 place count 779 transition count 1827
Discarding 68 places :
Symmetric choice reduction at 3 with 68 rule applications. Total rules 850 place count 711 transition count 1513
Iterating global reduction 3 with 68 rules applied. Total rules applied 918 place count 711 transition count 1513
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 920 place count 711 transition count 1511
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 19 Pre rules applied. Total rules applied 920 place count 711 transition count 1492
Deduced a syphon composed of 19 places in 3 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 4 with 38 rules applied. Total rules applied 958 place count 692 transition count 1492
Performed 232 Post agglomeration using F-continuation condition.Transition count delta: 232
Deduced a syphon composed of 232 places in 0 ms
Reduce places removed 232 places and 0 transitions.
Iterating global reduction 4 with 464 rules applied. Total rules applied 1422 place count 460 transition count 1260
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1423 place count 460 transition count 1259
Discarding 23 places :
Symmetric choice reduction at 5 with 23 rule applications. Total rules 1446 place count 437 transition count 1044
Iterating global reduction 5 with 23 rules applied. Total rules applied 1469 place count 437 transition count 1044
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 5 with 19 rules applied. Total rules applied 1488 place count 437 transition count 1025
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 1490 place count 436 transition count 1024
Drop transitions removed 13 transitions
Redundant transition composition rules discarded 13 transitions
Iterating global reduction 6 with 13 rules applied. Total rules applied 1503 place count 436 transition count 1011
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 6 with 5 rules applied. Total rules applied 1508 place count 436 transition count 1006
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 7 with 5 rules applied. Total rules applied 1513 place count 431 transition count 1006
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 1 Pre rules applied. Total rules applied 1513 place count 431 transition count 1005
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 1515 place count 430 transition count 1005
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 1517 place count 428 transition count 1003
Applied a total of 1517 rules in 145 ms. Remains 428 /1530 variables (removed 1102) and now considering 1003/2616 (removed 1613) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 146 ms. Remains : 428/1530 places, 1003/2616 transitions.
[2023-03-08 11:02:04] [INFO ] Flatten gal took : 17 ms
[2023-03-08 11:02:04] [INFO ] Flatten gal took : 18 ms
[2023-03-08 11:02:04] [INFO ] Input system was already deterministic with 1003 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 1486 transition count 2536
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 1486 transition count 2536
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 89 place count 1486 transition count 2535
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 111 place count 1464 transition count 2504
Iterating global reduction 1 with 22 rules applied. Total rules applied 133 place count 1464 transition count 2504
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 141 place count 1456 transition count 2495
Iterating global reduction 1 with 8 rules applied. Total rules applied 149 place count 1456 transition count 2495
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 157 place count 1448 transition count 2487
Iterating global reduction 1 with 8 rules applied. Total rules applied 165 place count 1448 transition count 2487
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 166 place count 1448 transition count 2486
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 173 place count 1441 transition count 2479
Iterating global reduction 2 with 7 rules applied. Total rules applied 180 place count 1441 transition count 2479
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 185 place count 1436 transition count 2474
Iterating global reduction 2 with 5 rules applied. Total rules applied 190 place count 1436 transition count 2474
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 193 place count 1433 transition count 2471
Iterating global reduction 2 with 3 rules applied. Total rules applied 196 place count 1433 transition count 2471
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 197 place count 1432 transition count 2470
Iterating global reduction 2 with 1 rules applied. Total rules applied 198 place count 1432 transition count 2470
Applied a total of 198 rules in 346 ms. Remains 1432 /1530 variables (removed 98) and now considering 2470/2616 (removed 146) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 347 ms. Remains : 1432/1530 places, 2470/2616 transitions.
[2023-03-08 11:02:04] [INFO ] Flatten gal took : 40 ms
[2023-03-08 11:02:04] [INFO ] Flatten gal took : 42 ms
[2023-03-08 11:02:04] [INFO ] Input system was already deterministic with 2470 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Graph (trivial) has 1392 edges and 1530 vertex of which 397 / 1530 are part of one of the 31 SCC in 2 ms
Free SCC test removed 366 places
Ensure Unique test removed 395 transitions
Reduce isomorphic transitions removed 395 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 268 transitions
Trivial Post-agglo rules discarded 268 transitions
Performed 268 trivial Post agglomeration. Transition count delta: 268
Iterating post reduction 0 with 268 rules applied. Total rules applied 269 place count 1163 transition count 1952
Reduce places removed 268 places and 0 transitions.
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Drop transitions removed 25 transitions
Trivial Post-agglo rules discarded 25 transitions
Performed 25 trivial Post agglomeration. Transition count delta: 25
Iterating post reduction 1 with 306 rules applied. Total rules applied 575 place count 895 transition count 1914
Reduce places removed 25 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 27 rules applied. Total rules applied 602 place count 870 transition count 1912
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 603 place count 869 transition count 1912
Performed 100 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 100 Pre rules applied. Total rules applied 603 place count 869 transition count 1812
Deduced a syphon composed of 100 places in 4 ms
Reduce places removed 100 places and 0 transitions.
Iterating global reduction 4 with 200 rules applied. Total rules applied 803 place count 769 transition count 1812
Discarding 76 places :
Symmetric choice reduction at 4 with 76 rule applications. Total rules 879 place count 693 transition count 1475
Iterating global reduction 4 with 76 rules applied. Total rules applied 955 place count 693 transition count 1475
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 958 place count 693 transition count 1472
Performed 21 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 21 Pre rules applied. Total rules applied 958 place count 693 transition count 1451
Deduced a syphon composed of 21 places in 3 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 5 with 42 rules applied. Total rules applied 1000 place count 672 transition count 1451
Performed 229 Post agglomeration using F-continuation condition.Transition count delta: 229
Deduced a syphon composed of 229 places in 1 ms
Reduce places removed 229 places and 0 transitions.
Iterating global reduction 5 with 458 rules applied. Total rules applied 1458 place count 443 transition count 1222
Discarding 25 places :
Symmetric choice reduction at 5 with 25 rule applications. Total rules 1483 place count 418 transition count 987
Iterating global reduction 5 with 25 rules applied. Total rules applied 1508 place count 418 transition count 987
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 5 with 19 rules applied. Total rules applied 1527 place count 418 transition count 968
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 6 with 14 rules applied. Total rules applied 1541 place count 418 transition count 954
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 6 with 7 rules applied. Total rules applied 1548 place count 418 transition count 947
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 7 with 7 rules applied. Total rules applied 1555 place count 411 transition count 947
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 1557 place count 409 transition count 945
Applied a total of 1557 rules in 132 ms. Remains 409 /1530 variables (removed 1121) and now considering 945/2616 (removed 1671) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 133 ms. Remains : 409/1530 places, 945/2616 transitions.
[2023-03-08 11:02:04] [INFO ] Flatten gal took : 16 ms
[2023-03-08 11:02:04] [INFO ] Flatten gal took : 17 ms
[2023-03-08 11:02:04] [INFO ] Input system was already deterministic with 945 transitions.
Finished random walk after 8781 steps, including 2 resets, run visited all 1 properties in 73 ms. (steps per millisecond=120 )
FORMULA DLCround-PT-06b-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Graph (trivial) has 1392 edges and 1530 vertex of which 403 / 1530 are part of one of the 32 SCC in 1 ms
Free SCC test removed 371 places
Ensure Unique test removed 400 transitions
Reduce isomorphic transitions removed 400 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 266 transitions
Trivial Post-agglo rules discarded 266 transitions
Performed 266 trivial Post agglomeration. Transition count delta: 266
Iterating post reduction 0 with 266 rules applied. Total rules applied 267 place count 1158 transition count 1949
Reduce places removed 266 places and 0 transitions.
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Drop transitions removed 25 transitions
Trivial Post-agglo rules discarded 25 transitions
Performed 25 trivial Post agglomeration. Transition count delta: 25
Iterating post reduction 1 with 304 rules applied. Total rules applied 571 place count 892 transition count 1911
Reduce places removed 25 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 27 rules applied. Total rules applied 598 place count 867 transition count 1909
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 599 place count 866 transition count 1909
Performed 99 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 99 Pre rules applied. Total rules applied 599 place count 866 transition count 1810
Deduced a syphon composed of 99 places in 5 ms
Reduce places removed 99 places and 0 transitions.
Iterating global reduction 4 with 198 rules applied. Total rules applied 797 place count 767 transition count 1810
Discarding 76 places :
Symmetric choice reduction at 4 with 76 rule applications. Total rules 873 place count 691 transition count 1464
Iterating global reduction 4 with 76 rules applied. Total rules applied 949 place count 691 transition count 1464
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 952 place count 691 transition count 1461
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 20 Pre rules applied. Total rules applied 952 place count 691 transition count 1441
Deduced a syphon composed of 20 places in 4 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 5 with 40 rules applied. Total rules applied 992 place count 671 transition count 1441
Performed 229 Post agglomeration using F-continuation condition.Transition count delta: 229
Deduced a syphon composed of 229 places in 0 ms
Reduce places removed 229 places and 0 transitions.
Iterating global reduction 5 with 458 rules applied. Total rules applied 1450 place count 442 transition count 1212
Discarding 24 places :
Symmetric choice reduction at 5 with 24 rule applications. Total rules 1474 place count 418 transition count 987
Iterating global reduction 5 with 24 rules applied. Total rules applied 1498 place count 418 transition count 987
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 5 with 19 rules applied. Total rules applied 1517 place count 418 transition count 968
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 6 with 14 rules applied. Total rules applied 1531 place count 418 transition count 954
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 6 with 7 rules applied. Total rules applied 1538 place count 418 transition count 947
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 7 with 7 rules applied. Total rules applied 1545 place count 411 transition count 947
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 1547 place count 409 transition count 945
Applied a total of 1547 rules in 136 ms. Remains 409 /1530 variables (removed 1121) and now considering 945/2616 (removed 1671) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 136 ms. Remains : 409/1530 places, 945/2616 transitions.
[2023-03-08 11:02:05] [INFO ] Flatten gal took : 17 ms
[2023-03-08 11:02:05] [INFO ] Flatten gal took : 18 ms
[2023-03-08 11:02:05] [INFO ] Input system was already deterministic with 945 transitions.
Finished random walk after 12 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=12 )
FORMULA DLCround-PT-06b-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Graph (trivial) has 1377 edges and 1530 vertex of which 364 / 1530 are part of one of the 33 SCC in 0 ms
Free SCC test removed 331 places
Ensure Unique test removed 354 transitions
Reduce isomorphic transitions removed 354 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 278 transitions
Trivial Post-agglo rules discarded 278 transitions
Performed 278 trivial Post agglomeration. Transition count delta: 278
Iterating post reduction 0 with 278 rules applied. Total rules applied 279 place count 1198 transition count 1983
Reduce places removed 278 places and 0 transitions.
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Drop transitions removed 25 transitions
Trivial Post-agglo rules discarded 25 transitions
Performed 25 trivial Post agglomeration. Transition count delta: 25
Iterating post reduction 1 with 316 rules applied. Total rules applied 595 place count 920 transition count 1945
Reduce places removed 25 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 27 rules applied. Total rules applied 622 place count 895 transition count 1943
Reduce places removed 1 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 3 with 5 rules applied. Total rules applied 627 place count 894 transition count 1939
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 631 place count 890 transition count 1939
Performed 102 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 102 Pre rules applied. Total rules applied 631 place count 890 transition count 1837
Deduced a syphon composed of 102 places in 4 ms
Reduce places removed 102 places and 0 transitions.
Iterating global reduction 5 with 204 rules applied. Total rules applied 835 place count 788 transition count 1837
Discarding 70 places :
Symmetric choice reduction at 5 with 70 rule applications. Total rules 905 place count 718 transition count 1524
Iterating global reduction 5 with 70 rules applied. Total rules applied 975 place count 718 transition count 1524
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 978 place count 718 transition count 1521
Performed 21 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 21 Pre rules applied. Total rules applied 978 place count 718 transition count 1500
Deduced a syphon composed of 21 places in 3 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 6 with 42 rules applied. Total rules applied 1020 place count 697 transition count 1500
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 1021 place count 696 transition count 1490
Iterating global reduction 6 with 1 rules applied. Total rules applied 1022 place count 696 transition count 1490
Performed 239 Post agglomeration using F-continuation condition.Transition count delta: 239
Deduced a syphon composed of 239 places in 0 ms
Reduce places removed 239 places and 0 transitions.
Iterating global reduction 6 with 478 rules applied. Total rules applied 1500 place count 457 transition count 1251
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 1502 place count 457 transition count 1249
Discarding 21 places :
Symmetric choice reduction at 7 with 21 rule applications. Total rules 1523 place count 436 transition count 1054
Iterating global reduction 7 with 21 rules applied. Total rules applied 1544 place count 436 transition count 1054
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 7 with 15 rules applied. Total rules applied 1559 place count 436 transition count 1039
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 8 with 4 rules applied. Total rules applied 1563 place count 434 transition count 1037
Drop transitions removed 13 transitions
Redundant transition composition rules discarded 13 transitions
Iterating global reduction 8 with 13 rules applied. Total rules applied 1576 place count 434 transition count 1024
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 8 with 7 rules applied. Total rules applied 1583 place count 434 transition count 1017
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 9 with 7 rules applied. Total rules applied 1590 place count 427 transition count 1017
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 1592 place count 425 transition count 1015
Applied a total of 1592 rules in 139 ms. Remains 425 /1530 variables (removed 1105) and now considering 1015/2616 (removed 1601) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 140 ms. Remains : 425/1530 places, 1015/2616 transitions.
[2023-03-08 11:02:05] [INFO ] Flatten gal took : 17 ms
[2023-03-08 11:02:05] [INFO ] Flatten gal took : 18 ms
[2023-03-08 11:02:05] [INFO ] Input system was already deterministic with 1015 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Graph (trivial) has 1375 edges and 1530 vertex of which 364 / 1530 are part of one of the 31 SCC in 0 ms
Free SCC test removed 333 places
Ensure Unique test removed 356 transitions
Reduce isomorphic transitions removed 356 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 277 transitions
Trivial Post-agglo rules discarded 277 transitions
Performed 277 trivial Post agglomeration. Transition count delta: 277
Iterating post reduction 0 with 277 rules applied. Total rules applied 278 place count 1196 transition count 1982
Reduce places removed 277 places and 0 transitions.
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Drop transitions removed 25 transitions
Trivial Post-agglo rules discarded 25 transitions
Performed 25 trivial Post agglomeration. Transition count delta: 25
Iterating post reduction 1 with 315 rules applied. Total rules applied 593 place count 919 transition count 1944
Reduce places removed 25 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 27 rules applied. Total rules applied 620 place count 894 transition count 1942
Reduce places removed 1 places and 0 transitions.
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Iterating post reduction 3 with 5 rules applied. Total rules applied 625 place count 893 transition count 1938
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 629 place count 889 transition count 1938
Performed 103 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 103 Pre rules applied. Total rules applied 629 place count 889 transition count 1835
Deduced a syphon composed of 103 places in 4 ms
Reduce places removed 103 places and 0 transitions.
Iterating global reduction 5 with 206 rules applied. Total rules applied 835 place count 786 transition count 1835
Discarding 71 places :
Symmetric choice reduction at 5 with 71 rule applications. Total rules 906 place count 715 transition count 1521
Iterating global reduction 5 with 71 rules applied. Total rules applied 977 place count 715 transition count 1521
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 980 place count 715 transition count 1518
Performed 21 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 21 Pre rules applied. Total rules applied 980 place count 715 transition count 1497
Deduced a syphon composed of 21 places in 4 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 6 with 42 rules applied. Total rules applied 1022 place count 694 transition count 1497
Performed 235 Post agglomeration using F-continuation condition.Transition count delta: 235
Deduced a syphon composed of 235 places in 0 ms
Reduce places removed 235 places and 0 transitions.
Iterating global reduction 6 with 470 rules applied. Total rules applied 1492 place count 459 transition count 1262
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 1494 place count 459 transition count 1260
Discarding 22 places :
Symmetric choice reduction at 7 with 22 rule applications. Total rules 1516 place count 437 transition count 1052
Iterating global reduction 7 with 22 rules applied. Total rules applied 1538 place count 437 transition count 1052
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 7 with 15 rules applied. Total rules applied 1553 place count 437 transition count 1037
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 8 with 4 rules applied. Total rules applied 1557 place count 435 transition count 1035
Drop transitions removed 13 transitions
Redundant transition composition rules discarded 13 transitions
Iterating global reduction 8 with 13 rules applied. Total rules applied 1570 place count 435 transition count 1022
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 8 with 8 rules applied. Total rules applied 1578 place count 435 transition count 1014
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 9 with 8 rules applied. Total rules applied 1586 place count 427 transition count 1014
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 10 with 1 rules applied. Total rules applied 1587 place count 427 transition count 1014
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 1589 place count 425 transition count 1012
Applied a total of 1589 rules in 161 ms. Remains 425 /1530 variables (removed 1105) and now considering 1012/2616 (removed 1604) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 161 ms. Remains : 425/1530 places, 1012/2616 transitions.
[2023-03-08 11:02:05] [INFO ] Flatten gal took : 17 ms
[2023-03-08 11:02:05] [INFO ] Flatten gal took : 18 ms
[2023-03-08 11:02:05] [INFO ] Input system was already deterministic with 1012 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 1490 transition count 2549
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 1490 transition count 2549
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 81 place count 1490 transition count 2548
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 101 place count 1470 transition count 2519
Iterating global reduction 1 with 20 rules applied. Total rules applied 121 place count 1470 transition count 2519
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 128 place count 1463 transition count 2511
Iterating global reduction 1 with 7 rules applied. Total rules applied 135 place count 1463 transition count 2511
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 142 place count 1456 transition count 2504
Iterating global reduction 1 with 7 rules applied. Total rules applied 149 place count 1456 transition count 2504
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 150 place count 1456 transition count 2503
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 156 place count 1450 transition count 2497
Iterating global reduction 2 with 6 rules applied. Total rules applied 162 place count 1450 transition count 2497
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 167 place count 1445 transition count 2492
Iterating global reduction 2 with 5 rules applied. Total rules applied 172 place count 1445 transition count 2492
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 175 place count 1442 transition count 2489
Iterating global reduction 2 with 3 rules applied. Total rules applied 178 place count 1442 transition count 2489
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 179 place count 1441 transition count 2488
Iterating global reduction 2 with 1 rules applied. Total rules applied 180 place count 1441 transition count 2488
Applied a total of 180 rules in 329 ms. Remains 1441 /1530 variables (removed 89) and now considering 2488/2616 (removed 128) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 329 ms. Remains : 1441/1530 places, 2488/2616 transitions.
[2023-03-08 11:02:06] [INFO ] Flatten gal took : 53 ms
[2023-03-08 11:02:06] [INFO ] Flatten gal took : 39 ms
[2023-03-08 11:02:06] [INFO ] Input system was already deterministic with 2488 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 39 place count 1491 transition count 2541
Iterating global reduction 0 with 39 rules applied. Total rules applied 78 place count 1491 transition count 2541
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 79 place count 1491 transition count 2540
Discarding 17 places :
Symmetric choice reduction at 1 with 17 rule applications. Total rules 96 place count 1474 transition count 2514
Iterating global reduction 1 with 17 rules applied. Total rules applied 113 place count 1474 transition count 2514
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 120 place count 1467 transition count 2506
Iterating global reduction 1 with 7 rules applied. Total rules applied 127 place count 1467 transition count 2506
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 134 place count 1460 transition count 2499
Iterating global reduction 1 with 7 rules applied. Total rules applied 141 place count 1460 transition count 2499
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 142 place count 1460 transition count 2498
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 148 place count 1454 transition count 2492
Iterating global reduction 2 with 6 rules applied. Total rules applied 154 place count 1454 transition count 2492
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 159 place count 1449 transition count 2487
Iterating global reduction 2 with 5 rules applied. Total rules applied 164 place count 1449 transition count 2487
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 167 place count 1446 transition count 2484
Iterating global reduction 2 with 3 rules applied. Total rules applied 170 place count 1446 transition count 2484
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 171 place count 1445 transition count 2483
Iterating global reduction 2 with 1 rules applied. Total rules applied 172 place count 1445 transition count 2483
Applied a total of 172 rules in 339 ms. Remains 1445 /1530 variables (removed 85) and now considering 2483/2616 (removed 133) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 340 ms. Remains : 1445/1530 places, 2483/2616 transitions.
[2023-03-08 11:02:06] [INFO ] Flatten gal took : 38 ms
[2023-03-08 11:02:06] [INFO ] Flatten gal took : 40 ms
[2023-03-08 11:02:06] [INFO ] Input system was already deterministic with 2483 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 1484 transition count 2534
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 1484 transition count 2534
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 93 place count 1484 transition count 2533
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 115 place count 1462 transition count 2502
Iterating global reduction 1 with 22 rules applied. Total rules applied 137 place count 1462 transition count 2502
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 145 place count 1454 transition count 2493
Iterating global reduction 1 with 8 rules applied. Total rules applied 153 place count 1454 transition count 2493
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 161 place count 1446 transition count 2485
Iterating global reduction 1 with 8 rules applied. Total rules applied 169 place count 1446 transition count 2485
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 170 place count 1446 transition count 2484
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 177 place count 1439 transition count 2477
Iterating global reduction 2 with 7 rules applied. Total rules applied 184 place count 1439 transition count 2477
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 189 place count 1434 transition count 2472
Iterating global reduction 2 with 5 rules applied. Total rules applied 194 place count 1434 transition count 2472
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 197 place count 1431 transition count 2469
Iterating global reduction 2 with 3 rules applied. Total rules applied 200 place count 1431 transition count 2469
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 201 place count 1430 transition count 2468
Iterating global reduction 2 with 1 rules applied. Total rules applied 202 place count 1430 transition count 2468
Applied a total of 202 rules in 386 ms. Remains 1430 /1530 variables (removed 100) and now considering 2468/2616 (removed 148) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 387 ms. Remains : 1430/1530 places, 2468/2616 transitions.
[2023-03-08 11:02:07] [INFO ] Flatten gal took : 38 ms
[2023-03-08 11:02:07] [INFO ] Flatten gal took : 51 ms
[2023-03-08 11:02:07] [INFO ] Input system was already deterministic with 2468 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1530/1530 places, 2616/2616 transitions.
Graph (trivial) has 1377 edges and 1530 vertex of which 397 / 1530 are part of one of the 31 SCC in 3 ms
Free SCC test removed 366 places
Ensure Unique test removed 395 transitions
Reduce isomorphic transitions removed 395 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 263 transitions
Trivial Post-agglo rules discarded 263 transitions
Performed 263 trivial Post agglomeration. Transition count delta: 263
Iterating post reduction 0 with 263 rules applied. Total rules applied 264 place count 1163 transition count 1957
Reduce places removed 263 places and 0 transitions.
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Drop transitions removed 25 transitions
Trivial Post-agglo rules discarded 25 transitions
Performed 25 trivial Post agglomeration. Transition count delta: 25
Iterating post reduction 1 with 301 rules applied. Total rules applied 565 place count 900 transition count 1919
Reduce places removed 25 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 27 rules applied. Total rules applied 592 place count 875 transition count 1917
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 2 rules applied. Total rules applied 594 place count 874 transition count 1916
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 595 place count 873 transition count 1916
Performed 100 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 100 Pre rules applied. Total rules applied 595 place count 873 transition count 1816
Deduced a syphon composed of 100 places in 4 ms
Reduce places removed 100 places and 0 transitions.
Iterating global reduction 5 with 200 rules applied. Total rules applied 795 place count 773 transition count 1816
Discarding 71 places :
Symmetric choice reduction at 5 with 71 rule applications. Total rules 866 place count 702 transition count 1502
Iterating global reduction 5 with 71 rules applied. Total rules applied 937 place count 702 transition count 1502
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 940 place count 702 transition count 1499
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 18 Pre rules applied. Total rules applied 940 place count 702 transition count 1481
Deduced a syphon composed of 18 places in 4 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 6 with 36 rules applied. Total rules applied 976 place count 684 transition count 1481
Performed 230 Post agglomeration using F-continuation condition.Transition count delta: 230
Deduced a syphon composed of 230 places in 0 ms
Reduce places removed 230 places and 0 transitions.
Iterating global reduction 6 with 460 rules applied. Total rules applied 1436 place count 454 transition count 1251
Discarding 24 places :
Symmetric choice reduction at 6 with 24 rule applications. Total rules 1460 place count 430 transition count 1026
Iterating global reduction 6 with 24 rules applied. Total rules applied 1484 place count 430 transition count 1026
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 6 with 18 rules applied. Total rules applied 1502 place count 430 transition count 1008
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 7 with 12 rules applied. Total rules applied 1514 place count 430 transition count 996
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 7 with 6 rules applied. Total rules applied 1520 place count 430 transition count 990
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 8 with 6 rules applied. Total rules applied 1526 place count 424 transition count 990
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 1528 place count 422 transition count 988
Applied a total of 1528 rules in 122 ms. Remains 422 /1530 variables (removed 1108) and now considering 988/2616 (removed 1628) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 122 ms. Remains : 422/1530 places, 988/2616 transitions.
[2023-03-08 11:02:07] [INFO ] Flatten gal took : 19 ms
[2023-03-08 11:02:07] [INFO ] Flatten gal took : 21 ms
[2023-03-08 11:02:07] [INFO ] Input system was already deterministic with 988 transitions.
[2023-03-08 11:02:07] [INFO ] Flatten gal took : 44 ms
[2023-03-08 11:02:07] [INFO ] Flatten gal took : 44 ms
[2023-03-08 11:02:07] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 11:02:07] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1530 places, 2616 transitions and 7568 arcs took 11 ms.
Total runtime 22318 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-06b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA DLCround-PT-06b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06b-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06b-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06b-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06b-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-06b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678273665119

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-06b-CTLFireability-15
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 37 (type EXCL) for DLCround-PT-06b-CTLFireability-15
lola: result : true
lola: markings : 9
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 19 (type EXCL) for 18 DLCround-PT-06b-CTLFireability-07
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 19 (type EXCL) for DLCround-PT-06b-CTLFireability-07
lola: result : false
lola: markings : 534
lola: fired transitions : 1072
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 DLCround-PT-06b-CTLFireability-13
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 39 (type FNDP) for 0 DLCround-PT-06b-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 40 (type EQUN) for 0 DLCround-PT-06b-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 42 (type SRCH) for 0 DLCround-PT-06b-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 42 (type SRCH) for DLCround-PT-06b-CTLFireability-00
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 39 (type FNDP) for DLCround-PT-06b-CTLFireability-00
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 40 (type EQUN) for DLCround-PT-06b-CTLFireability-00 (obsolete)
lola: FINISHED task # 40 (type EQUN) for DLCround-PT-06b-CTLFireability-00
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 3/359 3/32 DLCround-PT-06b-CTLFireability-13 187558 m, 37511 m/sec, 402546 t fired, .

Time elapsed: 11 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 8/359 6/32 DLCround-PT-06b-CTLFireability-13 481282 m, 58744 m/sec, 1032293 t fired, .

Time elapsed: 16 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 13/359 9/32 DLCround-PT-06b-CTLFireability-13 773147 m, 58373 m/sec, 1659515 t fired, .

Time elapsed: 21 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 18/359 12/32 DLCround-PT-06b-CTLFireability-13 1063572 m, 58085 m/sec, 2283249 t fired, .

Time elapsed: 26 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 23/359 15/32 DLCround-PT-06b-CTLFireability-13 1355464 m, 58378 m/sec, 2911162 t fired, .

Time elapsed: 31 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 28/359 19/32 DLCround-PT-06b-CTLFireability-13 1647695 m, 58446 m/sec, 3538335 t fired, .

Time elapsed: 36 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 33/359 21/32 DLCround-PT-06b-CTLFireability-13 1924513 m, 55363 m/sec, 4134503 t fired, .

Time elapsed: 41 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 38/359 24/32 DLCround-PT-06b-CTLFireability-13 2198931 m, 54883 m/sec, 4725622 t fired, .

Time elapsed: 46 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 43/359 27/32 DLCround-PT-06b-CTLFireability-13 2473925 m, 54998 m/sec, 5315835 t fired, .

Time elapsed: 51 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 48/359 30/32 DLCround-PT-06b-CTLFireability-13 2752235 m, 55662 m/sec, 5913136 t fired, .

Time elapsed: 56 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 31 (type EXCL) for DLCround-PT-06b-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-06b-CTLFireability-14
lola: time limit : 393 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/393 7/32 DLCround-PT-06b-CTLFireability-14 546819 m, 109363 m/sec, 576183 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/393 11/32 DLCround-PT-06b-CTLFireability-14 1056956 m, 102027 m/sec, 1150128 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/393 15/32 DLCround-PT-06b-CTLFireability-14 1553168 m, 99242 m/sec, 1712903 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/393 19/32 DLCround-PT-06b-CTLFireability-14 2035102 m, 96386 m/sec, 2267162 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/393 23/32 DLCround-PT-06b-CTLFireability-14 2541234 m, 101226 m/sec, 2833299 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/393 27/32 DLCround-PT-06b-CTLFireability-14 2999532 m, 91659 m/sec, 3392576 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/393 30/32 DLCround-PT-06b-CTLFireability-14 3424168 m, 84927 m/sec, 3939175 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 34 (type EXCL) for DLCround-PT-06b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-06b-CTLFireability-12
lola: time limit : 437 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for DLCround-PT-06b-CTLFireability-12
lola: result : false
lola: markings : 533
lola: fired transitions : 534
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-06b-CTLFireability-04
lola: time limit : 499 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DLCround-PT-06b-CTLFireability-04
lola: result : false
lola: markings : 72
lola: fired transitions : 144
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-06b-CTLFireability-03
lola: time limit : 583 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/583 5/32 DLCround-PT-06b-CTLFireability-03 511214 m, 102242 m/sec, 586016 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/583 11/32 DLCround-PT-06b-CTLFireability-03 1021849 m, 102127 m/sec, 1172298 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/583 17/32 DLCround-PT-06b-CTLFireability-03 1531054 m, 101841 m/sec, 1757242 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/583 23/32 DLCround-PT-06b-CTLFireability-03 2038191 m, 101427 m/sec, 2339394 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/583 28/32 DLCround-PT-06b-CTLFireability-03 2543308 m, 101023 m/sec, 2920140 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 10 (type EXCL) for DLCround-PT-06b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-06b-CTLFireability-02
lola: time limit : 693 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/693 5/32 DLCround-PT-06b-CTLFireability-02 519036 m, 103807 m/sec, 594967 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/693 11/32 DLCround-PT-06b-CTLFireability-02 1030264 m, 102245 m/sec, 1182034 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/693 17/32 DLCround-PT-06b-CTLFireability-02 1541185 m, 102184 m/sec, 1768835 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/693 23/32 DLCround-PT-06b-CTLFireability-02 2055279 m, 102818 m/sec, 2358968 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/693 29/32 DLCround-PT-06b-CTLFireability-02 2561873 m, 101318 m/sec, 2941347 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-06b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-06b-CTLFireability-01
lola: time limit : 859 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCround-PT-06b-CTLFireability-01
lola: result : false
lola: markings : 72
lola: fired transitions : 72
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-06b-CTLFireability-10
lola: time limit : 1146 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/1146 2/32 DLCround-PT-06b-CTLFireability-10 292061 m, 58412 m/sec, 1690623 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/1146 4/32 DLCround-PT-06b-CTLFireability-10 575935 m, 56774 m/sec, 3339530 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/1146 6/32 DLCround-PT-06b-CTLFireability-10 856383 m, 56089 m/sec, 4970477 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/1146 7/32 DLCround-PT-06b-CTLFireability-10 1136302 m, 55983 m/sec, 6596509 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/1146 9/32 DLCround-PT-06b-CTLFireability-10 1418612 m, 56462 m/sec, 8233579 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/1146 11/32 DLCround-PT-06b-CTLFireability-10 1701302 m, 56538 m/sec, 9872754 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/1146 12/32 DLCround-PT-06b-CTLFireability-10 1981531 m, 56045 m/sec, 11505356 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/1146 14/32 DLCround-PT-06b-CTLFireability-10 2261039 m, 55901 m/sec, 13134565 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/1146 16/32 DLCround-PT-06b-CTLFireability-10 2552353 m, 58262 m/sec, 14811096 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/1146 17/32 DLCround-PT-06b-CTLFireability-10 2832810 m, 56091 m/sec, 16424340 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/1146 19/32 DLCround-PT-06b-CTLFireability-10 3106635 m, 54765 m/sec, 18004337 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/1146 20/32 DLCround-PT-06b-CTLFireability-10 3377567 m, 54186 m/sec, 19564599 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/1146 22/32 DLCround-PT-06b-CTLFireability-10 3651058 m, 54698 m/sec, 21154934 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/1146 23/32 DLCround-PT-06b-CTLFireability-10 3919777 m, 53743 m/sec, 22709065 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 75/1146 25/32 DLCround-PT-06b-CTLFireability-10 4184904 m, 53025 m/sec, 24259886 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 80/1146 26/32 DLCround-PT-06b-CTLFireability-10 4465595 m, 56138 m/sec, 25890753 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 85/1146 28/32 DLCround-PT-06b-CTLFireability-10 4746609 m, 56202 m/sec, 27511004 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 90/1146 29/32 DLCround-PT-06b-CTLFireability-10 5018729 m, 54424 m/sec, 29088497 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 95/1146 31/32 DLCround-PT-06b-CTLFireability-10 5283943 m, 53042 m/sec, 30625484 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 100/1146 32/32 DLCround-PT-06b-CTLFireability-10 5542438 m, 51699 m/sec, 32128749 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 22 (type EXCL) for DLCround-PT-06b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 16 (type EXCL) for 15 DLCround-PT-06b-CTLFireability-06
lola: time limit : 1667 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DLCround-PT-06b-CTLFireability-06
lola: result : true
lola: markings : 1
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-06b-CTLFireability-11
lola: time limit : 3334 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/3334 3/32 DLCround-PT-06b-CTLFireability-11 430282 m, 86056 m/sec, 1753556 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/3334 6/32 DLCround-PT-06b-CTLFireability-11 836637 m, 81271 m/sec, 3417856 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/3334 8/32 DLCround-PT-06b-CTLFireability-11 1243141 m, 81300 m/sec, 5089223 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/3334 11/32 DLCround-PT-06b-CTLFireability-11 1658244 m, 83020 m/sec, 6792539 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/3334 13/32 DLCround-PT-06b-CTLFireability-11 2054058 m, 79162 m/sec, 8421426 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/3334 15/32 DLCround-PT-06b-CTLFireability-11 2439128 m, 77014 m/sec, 10026935 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/3334 18/32 DLCround-PT-06b-CTLFireability-11 2827674 m, 77709 m/sec, 11623485 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/3334 20/32 DLCround-PT-06b-CTLFireability-11 3223018 m, 79068 m/sec, 13246424 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/3334 22/32 DLCround-PT-06b-CTLFireability-11 3611696 m, 77735 m/sec, 14852564 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/3334 25/32 DLCround-PT-06b-CTLFireability-11 4009123 m, 79485 m/sec, 16491266 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 55/3334 27/32 DLCround-PT-06b-CTLFireability-11 4409832 m, 80141 m/sec, 18133745 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 60/3334 29/32 DLCround-PT-06b-CTLFireability-11 4806683 m, 79370 m/sec, 19763848 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 65/3334 32/32 DLCround-PT-06b-CTLFireability-11 5196232 m, 77909 m/sec, 21378657 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 25 (type EXCL) for DLCround-PT-06b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-06b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-06b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-06b-CTLFireability-00: EF true findpath
DLCround-PT-06b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-02: CTL unknown AGGR
DLCround-PT-06b-CTLFireability-03: CTL unknown AGGR
DLCround-PT-06b-CTLFireability-04: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-06b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-10: CTL unknown AGGR
DLCround-PT-06b-CTLFireability-11: CTL unknown AGGR
DLCround-PT-06b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-06b-CTLFireability-13: CTL unknown AGGR
DLCround-PT-06b-CTLFireability-14: CTL unknown AGGR
DLCround-PT-06b-CTLFireability-15: CTL true CTL model checker


Time elapsed: 336 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-06b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-06b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478600674"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-06b.tgz
mv DLCround-PT-06b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;