Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478600642.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCround-PT-04b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478600642
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 952K
-rw-r--r-- 1 mcc users 6.6K Feb 25 18:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 25 18:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 18:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 18:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.4K Feb 25 18:23 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 94K Feb 25 18:23 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 18:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 25 18:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 547K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-04b-CTLFireability-00
FORMULA_NAME DLCround-PT-04b-CTLFireability-01
FORMULA_NAME DLCround-PT-04b-CTLFireability-02
FORMULA_NAME DLCround-PT-04b-CTLFireability-03
FORMULA_NAME DLCround-PT-04b-CTLFireability-04
FORMULA_NAME DLCround-PT-04b-CTLFireability-05
FORMULA_NAME DLCround-PT-04b-CTLFireability-06
FORMULA_NAME DLCround-PT-04b-CTLFireability-07
FORMULA_NAME DLCround-PT-04b-CTLFireability-08
FORMULA_NAME DLCround-PT-04b-CTLFireability-09
FORMULA_NAME DLCround-PT-04b-CTLFireability-10
FORMULA_NAME DLCround-PT-04b-CTLFireability-11
FORMULA_NAME DLCround-PT-04b-CTLFireability-12
FORMULA_NAME DLCround-PT-04b-CTLFireability-13
FORMULA_NAME DLCround-PT-04b-CTLFireability-14
FORMULA_NAME DLCround-PT-04b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678271901777

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-04b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 10:38:23] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 10:38:23] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 10:38:23] [INFO ] Load time of PNML (sax parser for PT used): 113 ms
[2023-03-08 10:38:23] [INFO ] Transformed 1680 places.
[2023-03-08 10:38:23] [INFO ] Transformed 2364 transitions.
[2023-03-08 10:38:23] [INFO ] Found NUPN structural information;
[2023-03-08 10:38:23] [INFO ] Parsed PT model containing 1680 places and 2364 transitions and 6156 arcs in 200 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Support contains 137 out of 1680 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1680/1680 places, 2364/2364 transitions.
Discarding 270 places :
Symmetric choice reduction at 0 with 270 rule applications. Total rules 270 place count 1410 transition count 2094
Iterating global reduction 0 with 270 rules applied. Total rules applied 540 place count 1410 transition count 2094
Discarding 192 places :
Symmetric choice reduction at 0 with 192 rule applications. Total rules 732 place count 1218 transition count 1902
Iterating global reduction 0 with 192 rules applied. Total rules applied 924 place count 1218 transition count 1902
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 928 place count 1218 transition count 1898
Discarding 40 places :
Symmetric choice reduction at 1 with 40 rule applications. Total rules 968 place count 1178 transition count 1841
Iterating global reduction 1 with 40 rules applied. Total rules applied 1008 place count 1178 transition count 1841
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 1033 place count 1153 transition count 1816
Iterating global reduction 1 with 25 rules applied. Total rules applied 1058 place count 1153 transition count 1816
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 1060 place count 1153 transition count 1814
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 1074 place count 1139 transition count 1800
Iterating global reduction 2 with 14 rules applied. Total rules applied 1088 place count 1139 transition count 1800
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 1102 place count 1125 transition count 1786
Iterating global reduction 2 with 14 rules applied. Total rules applied 1116 place count 1125 transition count 1786
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 1130 place count 1111 transition count 1772
Iterating global reduction 2 with 14 rules applied. Total rules applied 1144 place count 1111 transition count 1772
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 1154 place count 1101 transition count 1762
Iterating global reduction 2 with 10 rules applied. Total rules applied 1164 place count 1101 transition count 1762
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 1169 place count 1096 transition count 1757
Iterating global reduction 2 with 5 rules applied. Total rules applied 1174 place count 1096 transition count 1757
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 1178 place count 1092 transition count 1753
Iterating global reduction 2 with 4 rules applied. Total rules applied 1182 place count 1092 transition count 1753
Applied a total of 1182 rules in 744 ms. Remains 1092 /1680 variables (removed 588) and now considering 1753/2364 (removed 611) transitions.
// Phase 1: matrix 1753 rows 1092 cols
[2023-03-08 10:38:24] [INFO ] Computed 69 place invariants in 27 ms
[2023-03-08 10:38:25] [INFO ] Implicit Places using invariants in 452 ms returned []
[2023-03-08 10:38:25] [INFO ] Invariant cache hit.
[2023-03-08 10:38:25] [INFO ] Implicit Places using invariants and state equation in 720 ms returned []
Implicit Place search using SMT with State Equation took 1198 ms to find 0 implicit places.
[2023-03-08 10:38:25] [INFO ] Invariant cache hit.
[2023-03-08 10:38:26] [INFO ] Dead Transitions using invariants and state equation in 638 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1092/1680 places, 1753/2364 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2581 ms. Remains : 1092/1680 places, 1753/2364 transitions.
Support contains 137 out of 1092 places after structural reductions.
[2023-03-08 10:38:26] [INFO ] Flatten gal took : 127 ms
[2023-03-08 10:38:26] [INFO ] Flatten gal took : 73 ms
[2023-03-08 10:38:26] [INFO ] Input system was already deterministic with 1753 transitions.
Support contains 134 out of 1092 places (down from 137) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 460 ms. (steps per millisecond=21 ) properties (out of 89) seen :76
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 13) seen :0
Running SMT prover for 13 properties.
[2023-03-08 10:38:27] [INFO ] Invariant cache hit.
[2023-03-08 10:38:28] [INFO ] [Real]Absence check using 69 positive place invariants in 38 ms returned sat
[2023-03-08 10:38:28] [INFO ] After 603ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:13
[2023-03-08 10:38:28] [INFO ] [Nat]Absence check using 69 positive place invariants in 32 ms returned sat
[2023-03-08 10:38:29] [INFO ] After 1019ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :12
[2023-03-08 10:38:31] [INFO ] After 2109ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :12
Attempting to minimize the solution found.
Minimization took 567 ms.
[2023-03-08 10:38:31] [INFO ] After 3276ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :12
Fused 13 Parikh solutions to 12 different solutions.
Parikh walk visited 8 properties in 256 ms.
Support contains 13 out of 1092 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Graph (trivial) has 1001 edges and 1092 vertex of which 297 / 1092 are part of one of the 23 SCC in 5 ms
Free SCC test removed 274 places
Drop transitions removed 310 transitions
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 318 transitions.
Drop transitions removed 188 transitions
Trivial Post-agglo rules discarded 188 transitions
Performed 188 trivial Post agglomeration. Transition count delta: 188
Iterating post reduction 0 with 188 rules applied. Total rules applied 189 place count 818 transition count 1247
Reduce places removed 188 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Drop transitions removed 19 transitions
Trivial Post-agglo rules discarded 19 transitions
Performed 19 trivial Post agglomeration. Transition count delta: 19
Iterating post reduction 1 with 218 rules applied. Total rules applied 407 place count 630 transition count 1217
Reduce places removed 19 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 21 rules applied. Total rules applied 428 place count 611 transition count 1215
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 2 rules applied. Total rules applied 430 place count 610 transition count 1214
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 431 place count 609 transition count 1214
Performed 67 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 67 Pre rules applied. Total rules applied 431 place count 609 transition count 1147
Deduced a syphon composed of 67 places in 2 ms
Reduce places removed 67 places and 0 transitions.
Iterating global reduction 5 with 134 rules applied. Total rules applied 565 place count 542 transition count 1147
Discarding 53 places :
Symmetric choice reduction at 5 with 53 rule applications. Total rules 618 place count 489 transition count 984
Iterating global reduction 5 with 53 rules applied. Total rules applied 671 place count 489 transition count 984
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 674 place count 489 transition count 981
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 16 Pre rules applied. Total rules applied 674 place count 489 transition count 965
Deduced a syphon composed of 16 places in 2 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 6 with 32 rules applied. Total rules applied 706 place count 473 transition count 965
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 707 place count 472 transition count 960
Iterating global reduction 6 with 1 rules applied. Total rules applied 708 place count 472 transition count 960
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 709 place count 472 transition count 959
Performed 169 Post agglomeration using F-continuation condition with reduction of 2 identical transitions.
Deduced a syphon composed of 169 places in 1 ms
Reduce places removed 169 places and 0 transitions.
Iterating global reduction 7 with 338 rules applied. Total rules applied 1047 place count 303 transition count 788
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 7 with 4 rules applied. Total rules applied 1051 place count 303 transition count 784
Discarding 20 places :
Symmetric choice reduction at 8 with 20 rule applications. Total rules 1071 place count 283 transition count 636
Iterating global reduction 8 with 20 rules applied. Total rules applied 1091 place count 283 transition count 636
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 8 with 15 rules applied. Total rules applied 1106 place count 283 transition count 621
Performed 31 Post agglomeration using F-continuation condition with reduction of 15 identical transitions.
Deduced a syphon composed of 31 places in 1 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 9 with 62 rules applied. Total rules applied 1168 place count 252 transition count 812
Drop transitions removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 9 with 19 rules applied. Total rules applied 1187 place count 252 transition count 793
Discarding 11 places :
Symmetric choice reduction at 10 with 11 rule applications. Total rules 1198 place count 241 transition count 628
Iterating global reduction 10 with 11 rules applied. Total rules applied 1209 place count 241 transition count 628
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Iterating post reduction 10 with 23 rules applied. Total rules applied 1232 place count 241 transition count 605
Drop transitions removed 56 transitions
Redundant transition composition rules discarded 56 transitions
Iterating global reduction 11 with 56 rules applied. Total rules applied 1288 place count 241 transition count 549
Discarding 4 places :
Symmetric choice reduction at 11 with 4 rule applications. Total rules 1292 place count 237 transition count 515
Iterating global reduction 11 with 4 rules applied. Total rules applied 1296 place count 237 transition count 515
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 11 with 3 rules applied. Total rules applied 1299 place count 237 transition count 512
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 12 with 8 rules applied. Total rules applied 1307 place count 233 transition count 540
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 12 with 5 rules applied. Total rules applied 1312 place count 233 transition count 535
Drop transitions removed 22 transitions
Redundant transition composition rules discarded 22 transitions
Iterating global reduction 13 with 22 rules applied. Total rules applied 1334 place count 233 transition count 513
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 13 with 6 rules applied. Total rules applied 1340 place count 230 transition count 537
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 13 with 4 rules applied. Total rules applied 1344 place count 230 transition count 533
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 14 with 19 rules applied. Total rules applied 1363 place count 230 transition count 514
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 14 with 6 rules applied. Total rules applied 1369 place count 227 transition count 538
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 14 with 5 rules applied. Total rules applied 1374 place count 227 transition count 533
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 15 with 16 rules applied. Total rules applied 1390 place count 227 transition count 517
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 15 with 4 rules applied. Total rules applied 1394 place count 225 transition count 537
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 15 with 3 rules applied. Total rules applied 1397 place count 225 transition count 534
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 16 with 15 rules applied. Total rules applied 1412 place count 225 transition count 519
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 16 with 4 rules applied. Total rules applied 1416 place count 223 transition count 539
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 16 with 3 rules applied. Total rules applied 1419 place count 223 transition count 536
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 17 with 15 rules applied. Total rules applied 1434 place count 223 transition count 521
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 17 with 4 rules applied. Total rules applied 1438 place count 221 transition count 540
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 17 with 3 rules applied. Total rules applied 1441 place count 221 transition count 537
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 18 with 15 rules applied. Total rules applied 1456 place count 221 transition count 522
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -21
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 18 with 4 rules applied. Total rules applied 1460 place count 219 transition count 543
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 18 with 3 rules applied. Total rules applied 1463 place count 219 transition count 540
Renaming transitions due to excessive name length > 1024 char.
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 19 with 11 rules applied. Total rules applied 1474 place count 219 transition count 529
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 19 with 2 rules applied. Total rules applied 1476 place count 218 transition count 542
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 19 with 1 rules applied. Total rules applied 1477 place count 218 transition count 541
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 20 with 10 rules applied. Total rules applied 1487 place count 218 transition count 531
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 20 with 2 rules applied. Total rules applied 1489 place count 217 transition count 543
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 20 with 2 rules applied. Total rules applied 1491 place count 217 transition count 541
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 21 with 9 rules applied. Total rules applied 1500 place count 217 transition count 532
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 21 with 2 rules applied. Total rules applied 1502 place count 216 transition count 545
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 21 with 1 rules applied. Total rules applied 1503 place count 216 transition count 544
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 22 with 10 rules applied. Total rules applied 1513 place count 216 transition count 534
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 22 with 2 rules applied. Total rules applied 1515 place count 215 transition count 546
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 22 with 2 rules applied. Total rules applied 1517 place count 215 transition count 544
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 23 with 9 rules applied. Total rules applied 1526 place count 215 transition count 535
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 23 with 2 rules applied. Total rules applied 1528 place count 214 transition count 547
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 23 with 1 rules applied. Total rules applied 1529 place count 214 transition count 546
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 24 with 10 rules applied. Total rules applied 1539 place count 214 transition count 536
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 24 with 2 rules applied. Total rules applied 1541 place count 213 transition count 548
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 24 with 2 rules applied. Total rules applied 1543 place count 213 transition count 546
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 25 with 9 rules applied. Total rules applied 1552 place count 213 transition count 537
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 25 with 2 rules applied. Total rules applied 1554 place count 212 transition count 549
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 25 with 1 rules applied. Total rules applied 1555 place count 212 transition count 548
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 26 with 2 rules applied. Total rules applied 1557 place count 212 transition count 546
Free-agglomeration rule applied 83 times with reduction of 33 identical transitions.
Iterating global reduction 26 with 83 rules applied. Total rules applied 1640 place count 212 transition count 430
Reduce places removed 83 places and 0 transitions.
Drop transitions removed 137 transitions
Reduce isomorphic transitions removed 137 transitions.
Graph (complete) has 383 edges and 129 vertex of which 123 are kept as prefixes of interest. Removing 6 places using SCC suffix rule.1 ms
Discarding 6 places :
Also discarding 0 output transitions
Iterating post reduction 26 with 221 rules applied. Total rules applied 1861 place count 123 transition count 293
Discarding 7 places :
Symmetric choice reduction at 27 with 7 rule applications. Total rules 1868 place count 116 transition count 281
Iterating global reduction 27 with 7 rules applied. Total rules applied 1875 place count 116 transition count 281
Drop transitions removed 34 transitions
Redundant transition composition rules discarded 34 transitions
Iterating global reduction 27 with 34 rules applied. Total rules applied 1909 place count 116 transition count 247
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 27 with 1 rules applied. Total rules applied 1910 place count 116 transition count 247
Applied a total of 1910 rules in 506 ms. Remains 116 /1092 variables (removed 976) and now considering 247/1753 (removed 1506) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 506 ms. Remains : 116/1092 places, 247/1753 transitions.
Finished random walk after 6702 steps, including 2 resets, run visited all 4 properties in 36 ms. (steps per millisecond=186 )
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-08 10:38:32] [INFO ] Flatten gal took : 50 ms
[2023-03-08 10:38:32] [INFO ] Flatten gal took : 53 ms
[2023-03-08 10:38:32] [INFO ] Input system was already deterministic with 1753 transitions.
Computed a total of 145 stabilizing places and 145 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 1048 transition count 1702
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 1048 transition count 1702
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 89 place count 1048 transition count 1701
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 112 place count 1025 transition count 1663
Iterating global reduction 1 with 23 rules applied. Total rules applied 135 place count 1025 transition count 1663
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 136 place count 1025 transition count 1662
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 141 place count 1020 transition count 1657
Iterating global reduction 2 with 5 rules applied. Total rules applied 146 place count 1020 transition count 1657
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 147 place count 1020 transition count 1656
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 151 place count 1016 transition count 1652
Iterating global reduction 3 with 4 rules applied. Total rules applied 155 place count 1016 transition count 1652
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 158 place count 1013 transition count 1649
Iterating global reduction 3 with 3 rules applied. Total rules applied 161 place count 1013 transition count 1649
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 164 place count 1010 transition count 1646
Iterating global reduction 3 with 3 rules applied. Total rules applied 167 place count 1010 transition count 1646
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 169 place count 1008 transition count 1644
Iterating global reduction 3 with 2 rules applied. Total rules applied 171 place count 1008 transition count 1644
Applied a total of 171 rules in 197 ms. Remains 1008 /1092 variables (removed 84) and now considering 1644/1753 (removed 109) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 198 ms. Remains : 1008/1092 places, 1644/1753 transitions.
[2023-03-08 10:38:32] [INFO ] Flatten gal took : 41 ms
[2023-03-08 10:38:33] [INFO ] Flatten gal took : 42 ms
[2023-03-08 10:38:33] [INFO ] Input system was already deterministic with 1644 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 1050 transition count 1704
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 1050 transition count 1704
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 85 place count 1050 transition count 1703
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 106 place count 1029 transition count 1667
Iterating global reduction 1 with 21 rules applied. Total rules applied 127 place count 1029 transition count 1667
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 128 place count 1029 transition count 1666
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 133 place count 1024 transition count 1661
Iterating global reduction 2 with 5 rules applied. Total rules applied 138 place count 1024 transition count 1661
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 139 place count 1024 transition count 1660
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 143 place count 1020 transition count 1656
Iterating global reduction 3 with 4 rules applied. Total rules applied 147 place count 1020 transition count 1656
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 150 place count 1017 transition count 1653
Iterating global reduction 3 with 3 rules applied. Total rules applied 153 place count 1017 transition count 1653
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 156 place count 1014 transition count 1650
Iterating global reduction 3 with 3 rules applied. Total rules applied 159 place count 1014 transition count 1650
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 161 place count 1012 transition count 1648
Iterating global reduction 3 with 2 rules applied. Total rules applied 163 place count 1012 transition count 1648
Applied a total of 163 rules in 176 ms. Remains 1012 /1092 variables (removed 80) and now considering 1648/1753 (removed 105) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 176 ms. Remains : 1012/1092 places, 1648/1753 transitions.
[2023-03-08 10:38:33] [INFO ] Flatten gal took : 40 ms
[2023-03-08 10:38:33] [INFO ] Flatten gal took : 40 ms
[2023-03-08 10:38:33] [INFO ] Input system was already deterministic with 1648 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 1052 transition count 1713
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 1052 transition count 1713
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 81 place count 1052 transition count 1712
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 103 place count 1030 transition count 1682
Iterating global reduction 1 with 22 rules applied. Total rules applied 125 place count 1030 transition count 1682
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 126 place count 1030 transition count 1681
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 130 place count 1026 transition count 1677
Iterating global reduction 2 with 4 rules applied. Total rules applied 134 place count 1026 transition count 1677
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 135 place count 1026 transition count 1676
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 138 place count 1023 transition count 1673
Iterating global reduction 3 with 3 rules applied. Total rules applied 141 place count 1023 transition count 1673
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 143 place count 1021 transition count 1671
Iterating global reduction 3 with 2 rules applied. Total rules applied 145 place count 1021 transition count 1671
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 147 place count 1019 transition count 1669
Iterating global reduction 3 with 2 rules applied. Total rules applied 149 place count 1019 transition count 1669
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 150 place count 1018 transition count 1668
Iterating global reduction 3 with 1 rules applied. Total rules applied 151 place count 1018 transition count 1668
Applied a total of 151 rules in 181 ms. Remains 1018 /1092 variables (removed 74) and now considering 1668/1753 (removed 85) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 181 ms. Remains : 1018/1092 places, 1668/1753 transitions.
[2023-03-08 10:38:33] [INFO ] Flatten gal took : 38 ms
[2023-03-08 10:38:33] [INFO ] Flatten gal took : 40 ms
[2023-03-08 10:38:33] [INFO ] Input system was already deterministic with 1668 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 1051 transition count 1705
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 1051 transition count 1705
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 105 place count 1028 transition count 1667
Iterating global reduction 0 with 23 rules applied. Total rules applied 128 place count 1028 transition count 1667
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 129 place count 1028 transition count 1666
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 134 place count 1023 transition count 1661
Iterating global reduction 1 with 5 rules applied. Total rules applied 139 place count 1023 transition count 1661
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 140 place count 1023 transition count 1660
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 144 place count 1019 transition count 1656
Iterating global reduction 2 with 4 rules applied. Total rules applied 148 place count 1019 transition count 1656
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 151 place count 1016 transition count 1653
Iterating global reduction 2 with 3 rules applied. Total rules applied 154 place count 1016 transition count 1653
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 157 place count 1013 transition count 1650
Iterating global reduction 2 with 3 rules applied. Total rules applied 160 place count 1013 transition count 1650
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 162 place count 1011 transition count 1648
Iterating global reduction 2 with 2 rules applied. Total rules applied 164 place count 1011 transition count 1648
Applied a total of 164 rules in 178 ms. Remains 1011 /1092 variables (removed 81) and now considering 1648/1753 (removed 105) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 178 ms. Remains : 1011/1092 places, 1648/1753 transitions.
[2023-03-08 10:38:34] [INFO ] Flatten gal took : 38 ms
[2023-03-08 10:38:34] [INFO ] Flatten gal took : 38 ms
[2023-03-08 10:38:34] [INFO ] Input system was already deterministic with 1648 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Graph (trivial) has 1005 edges and 1092 vertex of which 271 / 1092 are part of one of the 26 SCC in 3 ms
Free SCC test removed 245 places
Ensure Unique test removed 261 transitions
Reduce isomorphic transitions removed 261 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 208 transitions
Trivial Post-agglo rules discarded 208 transitions
Performed 208 trivial Post agglomeration. Transition count delta: 208
Iterating post reduction 0 with 208 rules applied. Total rules applied 209 place count 846 transition count 1283
Reduce places removed 208 places and 0 transitions.
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 1 with 240 rules applied. Total rules applied 449 place count 638 transition count 1251
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 23 rules applied. Total rules applied 472 place count 617 transition count 1249
Reduce places removed 1 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 3 with 4 rules applied. Total rules applied 476 place count 616 transition count 1246
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 479 place count 613 transition count 1246
Performed 67 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 67 Pre rules applied. Total rules applied 479 place count 613 transition count 1179
Deduced a syphon composed of 67 places in 2 ms
Reduce places removed 67 places and 0 transitions.
Iterating global reduction 5 with 134 rules applied. Total rules applied 613 place count 546 transition count 1179
Discarding 51 places :
Symmetric choice reduction at 5 with 51 rule applications. Total rules 664 place count 495 transition count 1018
Iterating global reduction 5 with 51 rules applied. Total rules applied 715 place count 495 transition count 1018
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 719 place count 495 transition count 1014
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 15 Pre rules applied. Total rules applied 719 place count 495 transition count 999
Deduced a syphon composed of 15 places in 1 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 6 with 30 rules applied. Total rules applied 749 place count 480 transition count 999
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 751 place count 478 transition count 986
Iterating global reduction 6 with 2 rules applied. Total rules applied 753 place count 478 transition count 986
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 754 place count 478 transition count 985
Performed 162 Post agglomeration using F-continuation condition.Transition count delta: 162
Deduced a syphon composed of 162 places in 0 ms
Reduce places removed 162 places and 0 transitions.
Iterating global reduction 7 with 324 rules applied. Total rules applied 1078 place count 316 transition count 823
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 7 with 3 rules applied. Total rules applied 1081 place count 316 transition count 820
Discarding 15 places :
Symmetric choice reduction at 8 with 15 rule applications. Total rules 1096 place count 301 transition count 712
Iterating global reduction 8 with 15 rules applied. Total rules applied 1111 place count 301 transition count 712
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 8 with 8 rules applied. Total rules applied 1119 place count 301 transition count 704
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 9 with 6 rules applied. Total rules applied 1125 place count 298 transition count 701
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 1126 place count 297 transition count 693
Iterating global reduction 9 with 1 rules applied. Total rules applied 1127 place count 297 transition count 693
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 9 with 1 rules applied. Total rules applied 1128 place count 297 transition count 692
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 10 with 10 rules applied. Total rules applied 1138 place count 297 transition count 682
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 10 with 5 rules applied. Total rules applied 1143 place count 297 transition count 677
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 11 with 5 rules applied. Total rules applied 1148 place count 292 transition count 677
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 1150 place count 290 transition count 675
Applied a total of 1150 rules in 135 ms. Remains 290 /1092 variables (removed 802) and now considering 675/1753 (removed 1078) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 135 ms. Remains : 290/1092 places, 675/1753 transitions.
[2023-03-08 10:38:34] [INFO ] Flatten gal took : 16 ms
[2023-03-08 10:38:34] [INFO ] Flatten gal took : 17 ms
[2023-03-08 10:38:34] [INFO ] Input system was already deterministic with 675 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 1047 transition count 1701
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 1047 transition count 1701
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 91 place count 1047 transition count 1700
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 115 place count 1023 transition count 1661
Iterating global reduction 1 with 24 rules applied. Total rules applied 139 place count 1023 transition count 1661
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 140 place count 1023 transition count 1660
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 145 place count 1018 transition count 1655
Iterating global reduction 2 with 5 rules applied. Total rules applied 150 place count 1018 transition count 1655
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 151 place count 1018 transition count 1654
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 155 place count 1014 transition count 1650
Iterating global reduction 3 with 4 rules applied. Total rules applied 159 place count 1014 transition count 1650
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 162 place count 1011 transition count 1647
Iterating global reduction 3 with 3 rules applied. Total rules applied 165 place count 1011 transition count 1647
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 168 place count 1008 transition count 1644
Iterating global reduction 3 with 3 rules applied. Total rules applied 171 place count 1008 transition count 1644
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 172 place count 1007 transition count 1643
Iterating global reduction 3 with 1 rules applied. Total rules applied 173 place count 1007 transition count 1643
Applied a total of 173 rules in 188 ms. Remains 1007 /1092 variables (removed 85) and now considering 1643/1753 (removed 110) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 189 ms. Remains : 1007/1092 places, 1643/1753 transitions.
[2023-03-08 10:38:34] [INFO ] Flatten gal took : 32 ms
[2023-03-08 10:38:34] [INFO ] Flatten gal took : 33 ms
[2023-03-08 10:38:34] [INFO ] Input system was already deterministic with 1643 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 1048 transition count 1702
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 1048 transition count 1702
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 89 place count 1048 transition count 1701
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 112 place count 1025 transition count 1663
Iterating global reduction 1 with 23 rules applied. Total rules applied 135 place count 1025 transition count 1663
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 136 place count 1025 transition count 1662
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 140 place count 1021 transition count 1658
Iterating global reduction 2 with 4 rules applied. Total rules applied 144 place count 1021 transition count 1658
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 145 place count 1021 transition count 1657
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 148 place count 1018 transition count 1654
Iterating global reduction 3 with 3 rules applied. Total rules applied 151 place count 1018 transition count 1654
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 153 place count 1016 transition count 1652
Iterating global reduction 3 with 2 rules applied. Total rules applied 155 place count 1016 transition count 1652
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 157 place count 1014 transition count 1650
Iterating global reduction 3 with 2 rules applied. Total rules applied 159 place count 1014 transition count 1650
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 160 place count 1013 transition count 1649
Iterating global reduction 3 with 1 rules applied. Total rules applied 161 place count 1013 transition count 1649
Applied a total of 161 rules in 163 ms. Remains 1013 /1092 variables (removed 79) and now considering 1649/1753 (removed 104) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 165 ms. Remains : 1013/1092 places, 1649/1753 transitions.
[2023-03-08 10:38:34] [INFO ] Flatten gal took : 30 ms
[2023-03-08 10:38:34] [INFO ] Flatten gal took : 33 ms
[2023-03-08 10:38:35] [INFO ] Input system was already deterministic with 1649 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 1048 transition count 1702
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 1048 transition count 1702
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 89 place count 1048 transition count 1701
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 113 place count 1024 transition count 1662
Iterating global reduction 1 with 24 rules applied. Total rules applied 137 place count 1024 transition count 1662
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 138 place count 1024 transition count 1661
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 143 place count 1019 transition count 1656
Iterating global reduction 2 with 5 rules applied. Total rules applied 148 place count 1019 transition count 1656
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 149 place count 1019 transition count 1655
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 153 place count 1015 transition count 1651
Iterating global reduction 3 with 4 rules applied. Total rules applied 157 place count 1015 transition count 1651
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 160 place count 1012 transition count 1648
Iterating global reduction 3 with 3 rules applied. Total rules applied 163 place count 1012 transition count 1648
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 166 place count 1009 transition count 1645
Iterating global reduction 3 with 3 rules applied. Total rules applied 169 place count 1009 transition count 1645
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 171 place count 1007 transition count 1643
Iterating global reduction 3 with 2 rules applied. Total rules applied 173 place count 1007 transition count 1643
Applied a total of 173 rules in 165 ms. Remains 1007 /1092 variables (removed 85) and now considering 1643/1753 (removed 110) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 167 ms. Remains : 1007/1092 places, 1643/1753 transitions.
[2023-03-08 10:38:35] [INFO ] Flatten gal took : 29 ms
[2023-03-08 10:38:35] [INFO ] Flatten gal took : 44 ms
[2023-03-08 10:38:35] [INFO ] Input system was already deterministic with 1643 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 1050 transition count 1704
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 1050 transition count 1704
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 85 place count 1050 transition count 1703
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 108 place count 1027 transition count 1665
Iterating global reduction 1 with 23 rules applied. Total rules applied 131 place count 1027 transition count 1665
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 132 place count 1027 transition count 1664
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 137 place count 1022 transition count 1659
Iterating global reduction 2 with 5 rules applied. Total rules applied 142 place count 1022 transition count 1659
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 143 place count 1022 transition count 1658
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 146 place count 1019 transition count 1655
Iterating global reduction 3 with 3 rules applied. Total rules applied 149 place count 1019 transition count 1655
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 151 place count 1017 transition count 1653
Iterating global reduction 3 with 2 rules applied. Total rules applied 153 place count 1017 transition count 1653
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 155 place count 1015 transition count 1651
Iterating global reduction 3 with 2 rules applied. Total rules applied 157 place count 1015 transition count 1651
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 159 place count 1013 transition count 1649
Iterating global reduction 3 with 2 rules applied. Total rules applied 161 place count 1013 transition count 1649
Applied a total of 161 rules in 187 ms. Remains 1013 /1092 variables (removed 79) and now considering 1649/1753 (removed 104) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 187 ms. Remains : 1013/1092 places, 1649/1753 transitions.
[2023-03-08 10:38:35] [INFO ] Flatten gal took : 31 ms
[2023-03-08 10:38:35] [INFO ] Flatten gal took : 35 ms
[2023-03-08 10:38:35] [INFO ] Input system was already deterministic with 1649 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 1048 transition count 1702
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 1048 transition count 1702
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 89 place count 1048 transition count 1701
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 112 place count 1025 transition count 1663
Iterating global reduction 1 with 23 rules applied. Total rules applied 135 place count 1025 transition count 1663
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 136 place count 1025 transition count 1662
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 141 place count 1020 transition count 1657
Iterating global reduction 2 with 5 rules applied. Total rules applied 146 place count 1020 transition count 1657
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 147 place count 1020 transition count 1656
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 151 place count 1016 transition count 1652
Iterating global reduction 3 with 4 rules applied. Total rules applied 155 place count 1016 transition count 1652
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 158 place count 1013 transition count 1649
Iterating global reduction 3 with 3 rules applied. Total rules applied 161 place count 1013 transition count 1649
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 164 place count 1010 transition count 1646
Iterating global reduction 3 with 3 rules applied. Total rules applied 167 place count 1010 transition count 1646
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 169 place count 1008 transition count 1644
Iterating global reduction 3 with 2 rules applied. Total rules applied 171 place count 1008 transition count 1644
Applied a total of 171 rules in 178 ms. Remains 1008 /1092 variables (removed 84) and now considering 1644/1753 (removed 109) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 178 ms. Remains : 1008/1092 places, 1644/1753 transitions.
[2023-03-08 10:38:35] [INFO ] Flatten gal took : 29 ms
[2023-03-08 10:38:35] [INFO ] Flatten gal took : 32 ms
[2023-03-08 10:38:36] [INFO ] Input system was already deterministic with 1644 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Graph (trivial) has 994 edges and 1092 vertex of which 270 / 1092 are part of one of the 26 SCC in 1 ms
Free SCC test removed 244 places
Ensure Unique test removed 260 transitions
Reduce isomorphic transitions removed 260 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 203 transitions
Trivial Post-agglo rules discarded 203 transitions
Performed 203 trivial Post agglomeration. Transition count delta: 203
Iterating post reduction 0 with 203 rules applied. Total rules applied 204 place count 847 transition count 1289
Reduce places removed 203 places and 0 transitions.
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Drop transitions removed 20 transitions
Trivial Post-agglo rules discarded 20 transitions
Performed 20 trivial Post agglomeration. Transition count delta: 20
Iterating post reduction 1 with 233 rules applied. Total rules applied 437 place count 644 transition count 1259
Reduce places removed 20 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 22 rules applied. Total rules applied 459 place count 624 transition count 1257
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 461 place count 622 transition count 1257
Performed 68 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 68 Pre rules applied. Total rules applied 461 place count 622 transition count 1189
Deduced a syphon composed of 68 places in 1 ms
Reduce places removed 68 places and 0 transitions.
Iterating global reduction 4 with 136 rules applied. Total rules applied 597 place count 554 transition count 1189
Discarding 47 places :
Symmetric choice reduction at 4 with 47 rule applications. Total rules 644 place count 507 transition count 1032
Iterating global reduction 4 with 47 rules applied. Total rules applied 691 place count 507 transition count 1032
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 694 place count 507 transition count 1029
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 14 Pre rules applied. Total rules applied 694 place count 507 transition count 1015
Deduced a syphon composed of 14 places in 2 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 5 with 28 rules applied. Total rules applied 722 place count 493 transition count 1015
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 724 place count 491 transition count 1002
Iterating global reduction 5 with 2 rules applied. Total rules applied 726 place count 491 transition count 1002
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 727 place count 491 transition count 1001
Performed 162 Post agglomeration using F-continuation condition.Transition count delta: 162
Deduced a syphon composed of 162 places in 0 ms
Reduce places removed 162 places and 0 transitions.
Iterating global reduction 6 with 324 rules applied. Total rules applied 1051 place count 329 transition count 839
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 1054 place count 329 transition count 836
Discarding 15 places :
Symmetric choice reduction at 7 with 15 rule applications. Total rules 1069 place count 314 transition count 728
Iterating global reduction 7 with 15 rules applied. Total rules applied 1084 place count 314 transition count 728
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 7 with 9 rules applied. Total rules applied 1093 place count 314 transition count 719
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 8 with 4 rules applied. Total rules applied 1097 place count 312 transition count 717
Discarding 1 places :
Symmetric choice reduction at 8 with 1 rule applications. Total rules 1098 place count 311 transition count 709
Iterating global reduction 8 with 1 rules applied. Total rules applied 1099 place count 311 transition count 709
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 1100 place count 311 transition count 708
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 9 with 10 rules applied. Total rules applied 1110 place count 311 transition count 698
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 9 with 4 rules applied. Total rules applied 1114 place count 311 transition count 694
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 10 with 4 rules applied. Total rules applied 1118 place count 307 transition count 694
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 11 with 1 Pre rules applied. Total rules applied 1118 place count 307 transition count 693
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 1120 place count 306 transition count 693
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 1122 place count 304 transition count 691
Applied a total of 1122 rules in 110 ms. Remains 304 /1092 variables (removed 788) and now considering 691/1753 (removed 1062) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 110 ms. Remains : 304/1092 places, 691/1753 transitions.
[2023-03-08 10:38:36] [INFO ] Flatten gal took : 14 ms
[2023-03-08 10:38:36] [INFO ] Flatten gal took : 15 ms
[2023-03-08 10:38:36] [INFO ] Input system was already deterministic with 691 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 37 place count 1055 transition count 1709
Iterating global reduction 0 with 37 rules applied. Total rules applied 74 place count 1055 transition count 1709
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 75 place count 1055 transition count 1708
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 95 place count 1035 transition count 1673
Iterating global reduction 1 with 20 rules applied. Total rules applied 115 place count 1035 transition count 1673
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 116 place count 1035 transition count 1672
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 121 place count 1030 transition count 1667
Iterating global reduction 2 with 5 rules applied. Total rules applied 126 place count 1030 transition count 1667
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 127 place count 1030 transition count 1666
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 131 place count 1026 transition count 1662
Iterating global reduction 3 with 4 rules applied. Total rules applied 135 place count 1026 transition count 1662
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 138 place count 1023 transition count 1659
Iterating global reduction 3 with 3 rules applied. Total rules applied 141 place count 1023 transition count 1659
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 144 place count 1020 transition count 1656
Iterating global reduction 3 with 3 rules applied. Total rules applied 147 place count 1020 transition count 1656
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 149 place count 1018 transition count 1654
Iterating global reduction 3 with 2 rules applied. Total rules applied 151 place count 1018 transition count 1654
Applied a total of 151 rules in 191 ms. Remains 1018 /1092 variables (removed 74) and now considering 1654/1753 (removed 99) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 192 ms. Remains : 1018/1092 places, 1654/1753 transitions.
[2023-03-08 10:38:36] [INFO ] Flatten gal took : 29 ms
[2023-03-08 10:38:36] [INFO ] Flatten gal took : 31 ms
[2023-03-08 10:38:36] [INFO ] Input system was already deterministic with 1654 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Graph (trivial) has 1019 edges and 1092 vertex of which 309 / 1092 are part of one of the 24 SCC in 1 ms
Free SCC test removed 285 places
Ensure Unique test removed 307 transitions
Reduce isomorphic transitions removed 307 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 194 transitions
Trivial Post-agglo rules discarded 194 transitions
Performed 194 trivial Post agglomeration. Transition count delta: 194
Iterating post reduction 0 with 194 rules applied. Total rules applied 195 place count 806 transition count 1251
Reduce places removed 194 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 1 with 227 rules applied. Total rules applied 422 place count 612 transition count 1218
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 23 rules applied. Total rules applied 445 place count 591 transition count 1216
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 446 place count 590 transition count 1216
Performed 64 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 64 Pre rules applied. Total rules applied 446 place count 590 transition count 1152
Deduced a syphon composed of 64 places in 1 ms
Reduce places removed 64 places and 0 transitions.
Iterating global reduction 4 with 128 rules applied. Total rules applied 574 place count 526 transition count 1152
Discarding 55 places :
Symmetric choice reduction at 4 with 55 rule applications. Total rules 629 place count 471 transition count 977
Iterating global reduction 4 with 55 rules applied. Total rules applied 684 place count 471 transition count 977
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 686 place count 471 transition count 975
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 15 Pre rules applied. Total rules applied 686 place count 471 transition count 960
Deduced a syphon composed of 15 places in 1 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 5 with 30 rules applied. Total rules applied 716 place count 456 transition count 960
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 717 place count 455 transition count 955
Iterating global reduction 5 with 1 rules applied. Total rules applied 718 place count 455 transition count 955
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 719 place count 455 transition count 954
Performed 151 Post agglomeration using F-continuation condition.Transition count delta: 151
Deduced a syphon composed of 151 places in 0 ms
Reduce places removed 151 places and 0 transitions.
Iterating global reduction 6 with 302 rules applied. Total rules applied 1021 place count 304 transition count 803
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 1022 place count 304 transition count 802
Discarding 20 places :
Symmetric choice reduction at 7 with 20 rule applications. Total rules 1042 place count 284 transition count 654
Iterating global reduction 7 with 20 rules applied. Total rules applied 1062 place count 284 transition count 654
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 7 with 13 rules applied. Total rules applied 1075 place count 284 transition count 641
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 1077 place count 283 transition count 640
Discarding 1 places :
Symmetric choice reduction at 8 with 1 rule applications. Total rules 1078 place count 282 transition count 632
Iterating global reduction 8 with 1 rules applied. Total rules applied 1079 place count 282 transition count 632
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 1080 place count 282 transition count 631
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 9 with 10 rules applied. Total rules applied 1090 place count 282 transition count 621
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 9 with 5 rules applied. Total rules applied 1095 place count 282 transition count 616
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 10 with 5 rules applied. Total rules applied 1100 place count 277 transition count 616
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 1102 place count 275 transition count 614
Applied a total of 1102 rules in 128 ms. Remains 275 /1092 variables (removed 817) and now considering 614/1753 (removed 1139) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 129 ms. Remains : 275/1092 places, 614/1753 transitions.
[2023-03-08 10:38:36] [INFO ] Flatten gal took : 12 ms
[2023-03-08 10:38:36] [INFO ] Flatten gal took : 13 ms
[2023-03-08 10:38:36] [INFO ] Input system was already deterministic with 614 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Graph (trivial) has 1019 edges and 1092 vertex of which 309 / 1092 are part of one of the 24 SCC in 1 ms
Free SCC test removed 285 places
Ensure Unique test removed 307 transitions
Reduce isomorphic transitions removed 307 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 195 transitions
Trivial Post-agglo rules discarded 195 transitions
Performed 195 trivial Post agglomeration. Transition count delta: 195
Iterating post reduction 0 with 195 rules applied. Total rules applied 196 place count 806 transition count 1250
Reduce places removed 195 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 1 with 228 rules applied. Total rules applied 424 place count 611 transition count 1217
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 23 rules applied. Total rules applied 447 place count 590 transition count 1215
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 448 place count 589 transition count 1215
Performed 64 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 64 Pre rules applied. Total rules applied 448 place count 589 transition count 1151
Deduced a syphon composed of 64 places in 1 ms
Reduce places removed 64 places and 0 transitions.
Iterating global reduction 4 with 128 rules applied. Total rules applied 576 place count 525 transition count 1151
Discarding 55 places :
Symmetric choice reduction at 4 with 55 rule applications. Total rules 631 place count 470 transition count 979
Iterating global reduction 4 with 55 rules applied. Total rules applied 686 place count 470 transition count 979
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 689 place count 470 transition count 976
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 15 Pre rules applied. Total rules applied 689 place count 470 transition count 961
Deduced a syphon composed of 15 places in 2 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 5 with 30 rules applied. Total rules applied 719 place count 455 transition count 961
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 720 place count 454 transition count 956
Iterating global reduction 5 with 1 rules applied. Total rules applied 721 place count 454 transition count 956
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 722 place count 454 transition count 955
Performed 153 Post agglomeration using F-continuation condition.Transition count delta: 153
Deduced a syphon composed of 153 places in 0 ms
Reduce places removed 153 places and 0 transitions.
Iterating global reduction 6 with 306 rules applied. Total rules applied 1028 place count 301 transition count 802
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 1029 place count 301 transition count 801
Discarding 20 places :
Symmetric choice reduction at 7 with 20 rule applications. Total rules 1049 place count 281 transition count 653
Iterating global reduction 7 with 20 rules applied. Total rules applied 1069 place count 281 transition count 653
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 7 with 13 rules applied. Total rules applied 1082 place count 281 transition count 640
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 1084 place count 280 transition count 639
Discarding 1 places :
Symmetric choice reduction at 8 with 1 rule applications. Total rules 1085 place count 279 transition count 631
Iterating global reduction 8 with 1 rules applied. Total rules applied 1086 place count 279 transition count 631
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 1087 place count 279 transition count 630
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 9 with 9 rules applied. Total rules applied 1096 place count 279 transition count 621
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 9 with 5 rules applied. Total rules applied 1101 place count 279 transition count 616
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 10 with 5 rules applied. Total rules applied 1106 place count 274 transition count 616
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 1108 place count 272 transition count 614
Applied a total of 1108 rules in 101 ms. Remains 272 /1092 variables (removed 820) and now considering 614/1753 (removed 1139) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 101 ms. Remains : 272/1092 places, 614/1753 transitions.
[2023-03-08 10:38:36] [INFO ] Flatten gal took : 11 ms
[2023-03-08 10:38:36] [INFO ] Flatten gal took : 11 ms
[2023-03-08 10:38:36] [INFO ] Input system was already deterministic with 614 transitions.
Finished random walk after 2008 steps, including 0 resets, run visited all 1 properties in 13 ms. (steps per millisecond=154 )
FORMULA DLCround-PT-04b-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Graph (trivial) has 1016 edges and 1092 vertex of which 293 / 1092 are part of one of the 25 SCC in 1 ms
Free SCC test removed 268 places
Ensure Unique test removed 288 transitions
Reduce isomorphic transitions removed 288 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 203 transitions
Trivial Post-agglo rules discarded 203 transitions
Performed 203 trivial Post agglomeration. Transition count delta: 203
Iterating post reduction 0 with 203 rules applied. Total rules applied 204 place count 823 transition count 1261
Reduce places removed 203 places and 0 transitions.
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 1 with 236 rules applied. Total rules applied 440 place count 620 transition count 1228
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 23 rules applied. Total rules applied 463 place count 599 transition count 1226
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 464 place count 598 transition count 1226
Performed 66 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 66 Pre rules applied. Total rules applied 464 place count 598 transition count 1160
Deduced a syphon composed of 66 places in 2 ms
Reduce places removed 66 places and 0 transitions.
Iterating global reduction 4 with 132 rules applied. Total rules applied 596 place count 532 transition count 1160
Discarding 52 places :
Symmetric choice reduction at 4 with 52 rule applications. Total rules 648 place count 480 transition count 991
Iterating global reduction 4 with 52 rules applied. Total rules applied 700 place count 480 transition count 991
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 703 place count 480 transition count 988
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 14 Pre rules applied. Total rules applied 703 place count 480 transition count 974
Deduced a syphon composed of 14 places in 2 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 5 with 28 rules applied. Total rules applied 731 place count 466 transition count 974
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 732 place count 465 transition count 969
Iterating global reduction 5 with 1 rules applied. Total rules applied 733 place count 465 transition count 969
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 734 place count 465 transition count 968
Performed 157 Post agglomeration using F-continuation condition.Transition count delta: 157
Deduced a syphon composed of 157 places in 0 ms
Reduce places removed 157 places and 0 transitions.
Iterating global reduction 6 with 314 rules applied. Total rules applied 1048 place count 308 transition count 811
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 1049 place count 308 transition count 810
Discarding 19 places :
Symmetric choice reduction at 7 with 19 rule applications. Total rules 1068 place count 289 transition count 670
Iterating global reduction 7 with 19 rules applied. Total rules applied 1087 place count 289 transition count 670
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 7 with 12 rules applied. Total rules applied 1099 place count 289 transition count 658
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 1101 place count 288 transition count 657
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 8 with 9 rules applied. Total rules applied 1110 place count 288 transition count 648
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 8 with 4 rules applied. Total rules applied 1114 place count 288 transition count 644
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 9 with 4 rules applied. Total rules applied 1118 place count 284 transition count 644
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 1120 place count 282 transition count 642
Applied a total of 1120 rules in 94 ms. Remains 282 /1092 variables (removed 810) and now considering 642/1753 (removed 1111) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 95 ms. Remains : 282/1092 places, 642/1753 transitions.
[2023-03-08 10:38:37] [INFO ] Flatten gal took : 11 ms
[2023-03-08 10:38:37] [INFO ] Flatten gal took : 12 ms
[2023-03-08 10:38:37] [INFO ] Input system was already deterministic with 642 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1092/1092 places, 1753/1753 transitions.
Discarding 38 places :
Symmetric choice reduction at 0 with 38 rule applications. Total rules 38 place count 1054 transition count 1708
Iterating global reduction 0 with 38 rules applied. Total rules applied 76 place count 1054 transition count 1708
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 77 place count 1054 transition count 1707
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 97 place count 1034 transition count 1672
Iterating global reduction 1 with 20 rules applied. Total rules applied 117 place count 1034 transition count 1672
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 118 place count 1034 transition count 1671
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 122 place count 1030 transition count 1667
Iterating global reduction 2 with 4 rules applied. Total rules applied 126 place count 1030 transition count 1667
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 127 place count 1030 transition count 1666
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 130 place count 1027 transition count 1663
Iterating global reduction 3 with 3 rules applied. Total rules applied 133 place count 1027 transition count 1663
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 134 place count 1026 transition count 1662
Iterating global reduction 3 with 1 rules applied. Total rules applied 135 place count 1026 transition count 1662
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 136 place count 1025 transition count 1661
Iterating global reduction 3 with 1 rules applied. Total rules applied 137 place count 1025 transition count 1661
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 138 place count 1024 transition count 1660
Iterating global reduction 3 with 1 rules applied. Total rules applied 139 place count 1024 transition count 1660
Applied a total of 139 rules in 192 ms. Remains 1024 /1092 variables (removed 68) and now considering 1660/1753 (removed 93) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 194 ms. Remains : 1024/1092 places, 1660/1753 transitions.
[2023-03-08 10:38:37] [INFO ] Flatten gal took : 26 ms
[2023-03-08 10:38:37] [INFO ] Flatten gal took : 28 ms
[2023-03-08 10:38:37] [INFO ] Input system was already deterministic with 1660 transitions.
[2023-03-08 10:38:37] [INFO ] Flatten gal took : 31 ms
[2023-03-08 10:38:37] [INFO ] Flatten gal took : 33 ms
[2023-03-08 10:38:37] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-08 10:38:37] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1092 places, 1753 transitions and 4902 arcs took 8 ms.
Total runtime 14046 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCround-PT-04b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

FORMULA DLCround-PT-04b-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04b-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04b-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04b-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04b-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678272277254

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 35 (type EXCL) for 34 DLCround-PT-04b-CTLFireability-10
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 35 (type EXCL) for DLCround-PT-04b-CTLFireability-10
lola: result : false
lola: markings : 10
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-04b-CTLFireability-04
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/239 3/32 DLCround-PT-04b-CTLFireability-04 504863 m, 100972 m/sec, 1921277 t fired, .

Time elapsed: 8 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 9/239 6/32 DLCround-PT-04b-CTLFireability-04 1105967 m, 120220 m/sec, 4256954 t fired, .

Time elapsed: 13 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 14/239 9/32 DLCround-PT-04b-CTLFireability-04 1670922 m, 112991 m/sec, 6533546 t fired, .

Time elapsed: 18 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 19/239 11/32 DLCround-PT-04b-CTLFireability-04 2250087 m, 115833 m/sec, 8771430 t fired, .

Time elapsed: 23 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 24/239 14/32 DLCround-PT-04b-CTLFireability-04 2797681 m, 109518 m/sec, 10963557 t fired, .

Time elapsed: 28 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 29/239 16/32 DLCround-PT-04b-CTLFireability-04 3344483 m, 109360 m/sec, 13166836 t fired, .

Time elapsed: 33 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 34/239 19/32 DLCround-PT-04b-CTLFireability-04 3872433 m, 105590 m/sec, 15306134 t fired, .

Time elapsed: 38 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 39/239 21/32 DLCround-PT-04b-CTLFireability-04 4392605 m, 104034 m/sec, 17420137 t fired, .

Time elapsed: 43 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 44/239 24/32 DLCround-PT-04b-CTLFireability-04 4968510 m, 115181 m/sec, 19653641 t fired, .

Time elapsed: 48 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 49/239 27/32 DLCround-PT-04b-CTLFireability-04 5531387 m, 112575 m/sec, 21852308 t fired, .

Time elapsed: 53 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 54/239 29/32 DLCround-PT-04b-CTLFireability-04 6078031 m, 109328 m/sec, 23998096 t fired, .

Time elapsed: 58 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 59/239 32/32 DLCround-PT-04b-CTLFireability-04 6603841 m, 105162 m/sec, 26114600 t fired, .

Time elapsed: 63 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 13 (type EXCL) for DLCround-PT-04b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 68 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 47 (type EXCL) for 46 DLCround-PT-04b-CTLFireability-15
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DLCround-PT-04b-CTLFireability-15
lola: result : true
lola: markings : 1845
lola: fired transitions : 1941
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-04b-CTLFireability-11
lola: time limit : 271 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/271 4/32 DLCround-PT-04b-CTLFireability-11 364941 m, 72988 m/sec, 767525 t fired, .

Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/271 7/32 DLCround-PT-04b-CTLFireability-11 728925 m, 72796 m/sec, 1532452 t fired, .

Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/271 10/32 DLCround-PT-04b-CTLFireability-11 1093132 m, 72841 m/sec, 2297767 t fired, .

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/271 13/32 DLCround-PT-04b-CTLFireability-11 1465993 m, 74572 m/sec, 3082335 t fired, .

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/271 16/32 DLCround-PT-04b-CTLFireability-11 1832092 m, 73219 m/sec, 3854352 t fired, .

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/271 19/32 DLCround-PT-04b-CTLFireability-11 2195496 m, 72680 m/sec, 4619388 t fired, .

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/271 22/32 DLCround-PT-04b-CTLFireability-11 2553687 m, 71638 m/sec, 5372892 t fired, .

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/271 25/32 DLCround-PT-04b-CTLFireability-11 2908161 m, 70894 m/sec, 6120376 t fired, .

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/271 28/32 DLCround-PT-04b-CTLFireability-11 3261635 m, 70694 m/sec, 6864043 t fired, .

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/271 31/32 DLCround-PT-04b-CTLFireability-11 3618524 m, 71377 m/sec, 7615047 t fired, .

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 38 (type EXCL) for DLCround-PT-04b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-04b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-04b-CTLFireability-09
lola: time limit : 289 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DLCround-PT-04b-CTLFireability-09
lola: result : true
lola: markings : 58604
lola: fired transitions : 59541
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-04b-CTLFireability-08
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for DLCround-PT-04b-CTLFireability-08
lola: result : true
lola: markings : 116
lola: fired transitions : 233
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-04b-CTLFireability-07
lola: time limit : 347 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for DLCround-PT-04b-CTLFireability-07
lola: result : false
lola: markings : 116
lola: fired transitions : 348
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 DLCround-PT-04b-CTLFireability-06
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DLCround-PT-04b-CTLFireability-06
lola: result : false
lola: markings : 75004
lola: fired transitions : 77402
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 15 DLCround-PT-04b-CTLFireability-05
lola: time limit : 434 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DLCround-PT-04b-CTLFireability-05
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 DLCround-PT-04b-CTLFireability-05
lola: time limit : 496 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for DLCround-PT-04b-CTLFireability-05
lola: result : false
lola: markings : 561
lola: fired transitions : 566
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-04b-CTLFireability-03
lola: time limit : 579 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 4/579 2/32 DLCround-PT-04b-CTLFireability-03 171174 m, 34234 m/sec, 648527 t fired, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 9/579 4/32 DLCround-PT-04b-CTLFireability-03 367633 m, 39291 m/sec, 1446512 t fired, .

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 14/579 6/32 DLCround-PT-04b-CTLFireability-03 563003 m, 39074 m/sec, 2240068 t fired, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 19/579 8/32 DLCround-PT-04b-CTLFireability-03 757779 m, 38955 m/sec, 3031145 t fired, .

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 24/579 9/32 DLCround-PT-04b-CTLFireability-03 949098 m, 38263 m/sec, 3808182 t fired, .

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 29/579 11/32 DLCround-PT-04b-CTLFireability-03 1141379 m, 38456 m/sec, 4589213 t fired, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 34/579 13/32 DLCround-PT-04b-CTLFireability-03 1332168 m, 38157 m/sec, 5364280 t fired, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 39/579 14/32 DLCround-PT-04b-CTLFireability-03 1521295 m, 37825 m/sec, 6132548 t fired, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 44/579 15/32 DLCround-PT-04b-CTLFireability-03 1712569 m, 38254 m/sec, 6909525 t fired, .

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 49/579 16/32 DLCround-PT-04b-CTLFireability-03 1904866 m, 38459 m/sec, 7690640 t fired, .

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 54/579 18/32 DLCround-PT-04b-CTLFireability-03 2098414 m, 38709 m/sec, 8476971 t fired, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 59/579 20/32 DLCround-PT-04b-CTLFireability-03 2289313 m, 38179 m/sec, 9253301 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 64/579 21/32 DLCround-PT-04b-CTLFireability-03 2477582 m, 37653 m/sec, 10018541 t fired, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 69/579 23/32 DLCround-PT-04b-CTLFireability-03 2665776 m, 37638 m/sec, 10783892 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 74/579 25/32 DLCround-PT-04b-CTLFireability-03 2854763 m, 37797 m/sec, 11552891 t fired, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 79/579 26/32 DLCround-PT-04b-CTLFireability-03 3042737 m, 37594 m/sec, 12318119 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 84/579 28/32 DLCround-PT-04b-CTLFireability-03 3230674 m, 37587 m/sec, 13083331 t fired, .

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 89/579 30/32 DLCround-PT-04b-CTLFireability-03 3416104 m, 37086 m/sec, 13838734 t fired, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 94/579 31/32 DLCround-PT-04b-CTLFireability-03 3601255 m, 37030 m/sec, 14592625 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for DLCround-PT-04b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-04b-CTLFireability-02
lola: time limit : 675 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/675 6/32 DLCround-PT-04b-CTLFireability-02 662057 m, 132411 m/sec, 728032 t fired, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/675 12/32 DLCround-PT-04b-CTLFireability-02 1302065 m, 128001 m/sec, 1433570 t fired, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/675 17/32 DLCround-PT-04b-CTLFireability-02 1941881 m, 127963 m/sec, 2141395 t fired, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/675 23/32 DLCround-PT-04b-CTLFireability-02 2573605 m, 126344 m/sec, 2839494 t fired, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/675 27/32 DLCround-PT-04b-CTLFireability-02 3194566 m, 124192 m/sec, 3526725 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/675 32/32 DLCround-PT-04b-CTLFireability-02 3824080 m, 125902 m/sec, 4222096 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-04b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-04b-CTLFireability-01
lola: time limit : 835 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCround-PT-04b-CTLFireability-01
lola: result : true
lola: markings : 1929
lola: fired transitions : 2052
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-04b-CTLFireability-00
lola: time limit : 1114 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1114 6/32 DLCround-PT-04b-CTLFireability-00 654972 m, 130994 m/sec, 721168 t fired, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1114 12/32 DLCround-PT-04b-CTLFireability-00 1302335 m, 129472 m/sec, 1434720 t fired, .

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1114 17/32 DLCround-PT-04b-CTLFireability-00 1949888 m, 129510 m/sec, 2151033 t fired, .

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1114 23/32 DLCround-PT-04b-CTLFireability-00 2587608 m, 127544 m/sec, 2855978 t fired, .

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1114 27/32 DLCround-PT-04b-CTLFireability-00 3214773 m, 125433 m/sec, 3549760 t fired, .

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1114 32/32 DLCround-PT-04b-CTLFireability-00 3851031 m, 127251 m/sec, 4252550 t fired, .

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-04b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 41 (type EXCL) for 40 DLCround-PT-04b-CTLFireability-12
lola: time limit : 1653 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for DLCround-PT-04b-CTLFireability-12
lola: result : true
lola: markings : 2
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 DLCround-PT-04b-CTLFireability-14
lola: time limit : 3307 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/3307 3/32 DLCround-PT-04b-CTLFireability-14 584211 m, 116842 m/sec, 2628141 t fired, .

Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/3307 6/32 DLCround-PT-04b-CTLFireability-14 1121314 m, 107420 m/sec, 5062178 t fired, .

Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/3307 8/32 DLCround-PT-04b-CTLFireability-14 1658880 m, 107513 m/sec, 7459861 t fired, .

Time elapsed: 308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/3307 11/32 DLCround-PT-04b-CTLFireability-14 2195824 m, 107388 m/sec, 9870389 t fired, .

Time elapsed: 313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/3307 13/32 DLCround-PT-04b-CTLFireability-14 2728228 m, 106480 m/sec, 12282415 t fired, .

Time elapsed: 318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/3307 16/32 DLCround-PT-04b-CTLFireability-14 3242990 m, 102952 m/sec, 14622236 t fired, .

Time elapsed: 323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/3307 18/32 DLCround-PT-04b-CTLFireability-14 3753711 m, 102144 m/sec, 16990739 t fired, .

Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 40/3307 21/32 DLCround-PT-04b-CTLFireability-14 4258459 m, 100949 m/sec, 19358669 t fired, .

Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 45/3307 23/32 DLCround-PT-04b-CTLFireability-14 4758036 m, 99915 m/sec, 21688827 t fired, .

Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 50/3307 26/32 DLCround-PT-04b-CTLFireability-14 5263053 m, 101003 m/sec, 24013144 t fired, .

Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 55/3307 28/32 DLCround-PT-04b-CTLFireability-14 5799949 m, 107379 m/sec, 26460060 t fired, .

Time elapsed: 348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 60/3307 31/32 DLCround-PT-04b-CTLFireability-14 6341480 m, 108306 m/sec, 28917470 t fired, .

Time elapsed: 353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 44 (type EXCL) for DLCround-PT-04b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04b-CTLFireability-00: CTL unknown AGGR
DLCround-PT-04b-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-02: CTL unknown AGGR
DLCround-PT-04b-CTLFireability-03: CTL unknown AGGR
DLCround-PT-04b-CTLFireability-04: CTL unknown AGGR
DLCround-PT-04b-CTLFireability-05: DISJ false DISJ
DLCround-PT-04b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-08: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-09: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-10: CTL false CTL model checker
DLCround-PT-04b-CTLFireability-11: CTL unknown AGGR
DLCround-PT-04b-CTLFireability-12: CTL true CTL model checker
DLCround-PT-04b-CTLFireability-14: CTL unknown AGGR
DLCround-PT-04b-CTLFireability-15: CTL true CTL model checker


Time elapsed: 358 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-04b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCround-PT-04b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478600642"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-04b.tgz
mv DLCround-PT-04b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;