MCC'2023- Execution of r103-tall-167814478500550

About the Execution of LoLa+red for DLCflexbar-PT-4b

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
4858.476	389543.00	465701.00	1090.50	FTFTTTTTFFFTFTFF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478500550.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCflexbar-PT-4b, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478500550
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.6M
-rw-r--r-- 1 mcc users 8.6K Feb 25 14:56 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 25 14:56 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 14:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 25 14:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 14:57 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 121K Feb 25 14:57 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 14:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 25 14:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 4.1M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-00
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-01
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-02
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-03
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-04
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-05
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-06
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-07
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-08
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-09
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-10
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-11
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-12
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-13
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-14
FORMULA_NAME DLCflexbar-PT-4b-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678259997924

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-4b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 07:19:59] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-08 07:19:59] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 07:19:59] [INFO ] Load time of PNML (sax parser for PT used): 419 ms
[2023-03-08 07:20:00] [INFO ] Transformed 11440 places.
[2023-03-08 07:20:00] [INFO ] Transformed 17128 transitions.
[2023-03-08 07:20:00] [INFO ] Found NUPN structural information;
[2023-03-08 07:20:00] [INFO ] Parsed PT model containing 11440 places and 17128 transitions and 46731 arcs in 866 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 29 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 10000 steps, including 2 resets, run finished after 546 ms. (steps per millisecond=18 ) properties (out of 16) seen :4
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 91 ms. (steps per millisecond=109 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 12) seen :0
Running SMT prover for 12 properties.
// Phase 1: matrix 17128 rows 11440 cols
[2023-03-08 07:20:02] [INFO ] Computed 608 place invariants in 130 ms
[2023-03-08 07:20:06] [INFO ] After 3939ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:12
[2023-03-08 07:20:10] [INFO ] [Nat]Absence check using 608 positive place invariants in 1341 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:902)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-08 07:20:31] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-08 07:20:31] [INFO ] After 25050ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:12
Fused 12 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 221 out of 11440 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 11440/11440 places, 17128/17128 transitions.
Graph (trivial) has 10197 edges and 11440 vertex of which 850 / 11440 are part of one of the 65 SCC in 33 ms
Free SCC test removed 785 places
Drop transitions removed 888 transitions
Reduce isomorphic transitions removed 888 transitions.
Drop transitions removed 5016 transitions
Trivial Post-agglo rules discarded 5016 transitions
Performed 5016 trivial Post agglomeration. Transition count delta: 5016
Iterating post reduction 0 with 5016 rules applied. Total rules applied 5017 place count 10655 transition count 11224
Reduce places removed 5016 places and 0 transitions.
Ensure Unique test removed 140 transitions
Reduce isomorphic transitions removed 140 transitions.
Drop transitions removed 134 transitions
Trivial Post-agglo rules discarded 134 transitions
Performed 134 trivial Post agglomeration. Transition count delta: 134
Iterating post reduction 1 with 5290 rules applied. Total rules applied 10307 place count 5639 transition count 10950
Reduce places removed 134 places and 0 transitions.
Ensure Unique test removed 41 transitions
Reduce isomorphic transitions removed 41 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 2 with 210 rules applied. Total rules applied 10517 place count 5505 transition count 10874
Reduce places removed 35 places and 0 transitions.
Performed 115 Post agglomeration using F-continuation condition.Transition count delta: 115
Iterating post reduction 3 with 150 rules applied. Total rules applied 10667 place count 5470 transition count 10759
Reduce places removed 115 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 119 rules applied. Total rules applied 10786 place count 5355 transition count 10755
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 10787 place count 5354 transition count 10755
Performed 114 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 114 Pre rules applied. Total rules applied 10787 place count 5354 transition count 10641
Deduced a syphon composed of 114 places in 240 ms
Reduce places removed 114 places and 0 transitions.
Iterating global reduction 6 with 228 rules applied. Total rules applied 11015 place count 5240 transition count 10641
Discarding 1307 places :
Symmetric choice reduction at 6 with 1307 rule applications. Total rules 12322 place count 3933 transition count 9334
Iterating global reduction 6 with 1307 rules applied. Total rules applied 13629 place count 3933 transition count 9334
Performed 509 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 509 Pre rules applied. Total rules applied 13629 place count 3933 transition count 8825
Deduced a syphon composed of 509 places in 137 ms
Reduce places removed 509 places and 0 transitions.
Iterating global reduction 6 with 1018 rules applied. Total rules applied 14647 place count 3424 transition count 8825
Discarding 88 places :
Symmetric choice reduction at 6 with 88 rule applications. Total rules 14735 place count 3336 transition count 7308
Iterating global reduction 6 with 88 rules applied. Total rules applied 14823 place count 3336 transition count 7308
Ensure Unique test removed 69 transitions
Reduce isomorphic transitions removed 69 transitions.
Iterating post reduction 6 with 69 rules applied. Total rules applied 14892 place count 3336 transition count 7239
Performed 828 Post agglomeration using F-continuation condition with reduction of 5 identical transitions.
Deduced a syphon composed of 828 places in 3 ms
Reduce places removed 828 places and 0 transitions.
Iterating global reduction 7 with 1656 rules applied. Total rules applied 16548 place count 2508 transition count 6406
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 7 with 3 rules applied. Total rules applied 16551 place count 2508 transition count 6403
Renaming transitions due to excessive name length > 1024 char.
Discarding 4 places :
Symmetric choice reduction at 8 with 4 rule applications. Total rules 16555 place count 2504 transition count 6207
Iterating global reduction 8 with 4 rules applied. Total rules applied 16559 place count 2504 transition count 6207
Performed 101 Post agglomeration using F-continuation condition with reduction of 114 identical transitions.
Deduced a syphon composed of 101 places in 3 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 8 with 202 rules applied. Total rules applied 16761 place count 2403 transition count 6821
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 8 with 3 rules applied. Total rules applied 16764 place count 2403 transition count 6818
Discarding 29 places :
Symmetric choice reduction at 9 with 29 rule applications. Total rules 16793 place count 2374 transition count 6470
Iterating global reduction 9 with 29 rules applied. Total rules applied 16822 place count 2374 transition count 6470
Ensure Unique test removed 109 transitions
Reduce isomorphic transitions removed 109 transitions.
Iterating post reduction 9 with 109 rules applied. Total rules applied 16931 place count 2374 transition count 6361
Performed 101 Post agglomeration using F-continuation condition with reduction of 54 identical transitions.
Deduced a syphon composed of 101 places in 2 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 10 with 202 rules applied. Total rules applied 17133 place count 2273 transition count 7056
Drop transitions removed 105 transitions
Reduce isomorphic transitions removed 105 transitions.
Iterating post reduction 10 with 105 rules applied. Total rules applied 17238 place count 2273 transition count 6951
Discarding 8 places :
Symmetric choice reduction at 11 with 8 rule applications. Total rules 17246 place count 2265 transition count 6850
Iterating global reduction 11 with 8 rules applied. Total rules applied 17254 place count 2265 transition count 6850
Ensure Unique test removed 38 transitions
Reduce isomorphic transitions removed 38 transitions.
Iterating post reduction 11 with 38 rules applied. Total rules applied 17292 place count 2265 transition count 6812
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: -197
Deduced a syphon composed of 22 places in 4 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 12 with 44 rules applied. Total rules applied 17336 place count 2243 transition count 7009
Drop transitions removed 31 transitions
Reduce isomorphic transitions removed 31 transitions.
Iterating post reduction 12 with 31 rules applied. Total rules applied 17367 place count 2243 transition count 6978
Drop transitions removed 128 transitions
Redundant transition composition rules discarded 128 transitions
Iterating global reduction 13 with 128 rules applied. Total rules applied 17495 place count 2243 transition count 6850
Discarding 1 places :
Symmetric choice reduction at 13 with 1 rule applications. Total rules 17496 place count 2242 transition count 6849
Iterating global reduction 13 with 1 rules applied. Total rules applied 17497 place count 2242 transition count 6849
Discarding 1 places :
Symmetric choice reduction at 13 with 1 rule applications. Total rules 17498 place count 2241 transition count 6789
Iterating global reduction 13 with 1 rules applied. Total rules applied 17499 place count 2241 transition count 6789
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 13 with 1 rules applied. Total rules applied 17500 place count 2241 transition count 6788
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 14 with 12 rules applied. Total rules applied 17512 place count 2235 transition count 6782
Discarding 4 places :
Symmetric choice reduction at 14 with 4 rule applications. Total rules 17516 place count 2231 transition count 6562
Iterating global reduction 14 with 4 rules applied. Total rules applied 17520 place count 2231 transition count 6562
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 14 with 4 rules applied. Total rules applied 17524 place count 2231 transition count 6558
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 15 with 2 rules applied. Total rules applied 17526 place count 2230 transition count 6570
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 15 with 1 rules applied. Total rules applied 17527 place count 2230 transition count 6569
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 16 with 1 rules applied. Total rules applied 17528 place count 2230 transition count 6568
Free-agglomeration rule applied 1089 times with reduction of 556 identical transitions.
Iterating global reduction 16 with 1089 rules applied. Total rules applied 18617 place count 2230 transition count 4923
Reduce places removed 1089 places and 0 transitions.
Drop transitions removed 1558 transitions
Ensure Unique test removed 28 transitions
Reduce isomorphic transitions removed 1586 transitions.
Graph (complete) has 4048 edges and 1141 vertex of which 1132 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.3 ms
Discarding 9 places :
Also discarding 7 output transitions
Drop transitions removed 7 transitions
Iterating post reduction 16 with 2676 rules applied. Total rules applied 21293 place count 1132 transition count 3330
Drop transitions removed 21 transitions
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 29 transitions.
Iterating post reduction 17 with 29 rules applied. Total rules applied 21322 place count 1132 transition count 3301
Discarding 38 places :
Symmetric choice reduction at 18 with 38 rule applications. Total rules 21360 place count 1094 transition count 3212
Iterating global reduction 18 with 38 rules applied. Total rules applied 21398 place count 1094 transition count 3212
Drop transitions removed 279 transitions
Redundant transition composition rules discarded 279 transitions
Iterating global reduction 18 with 279 rules applied. Total rules applied 21677 place count 1094 transition count 2933
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 18 with 2 rules applied. Total rules applied 21679 place count 1092 transition count 2933
Discarding 80 places :
Symmetric choice reduction at 19 with 80 rule applications. Total rules 21759 place count 1012 transition count 2784
Iterating global reduction 19 with 80 rules applied. Total rules applied 21839 place count 1012 transition count 2784
Free-agglomeration rule applied 1 times.
Iterating global reduction 19 with 1 rules applied. Total rules applied 21840 place count 1012 transition count 2783
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 19 with 1 rules applied. Total rules applied 21841 place count 1011 transition count 2783
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 20 with 4 rules applied. Total rules applied 21845 place count 1011 transition count 2779
Free-agglomeration rule applied 1 times.
Iterating global reduction 20 with 1 rules applied. Total rules applied 21846 place count 1011 transition count 2778
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 20 with 1 rules applied. Total rules applied 21847 place count 1010 transition count 2778
Free-agglomeration rule (complex) applied 3 times.
Iterating global reduction 21 with 3 rules applied. Total rules applied 21850 place count 1010 transition count 2922
Reduce places removed 3 places and 0 transitions.
Drop transitions removed 120 transitions
Reduce isomorphic transitions removed 120 transitions.
Iterating post reduction 21 with 123 rules applied. Total rules applied 21973 place count 1007 transition count 2802
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 22 with 21 rules applied. Total rules applied 21994 place count 1007 transition count 2781
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 22 with 1 rules applied. Total rules applied 21995 place count 1007 transition count 2781
Applied a total of 21995 rules in 4883 ms. Remains 1007 /11440 variables (removed 10433) and now considering 2781/17128 (removed 14347) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 4884 ms. Remains : 1007/11440 places, 2781/17128 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 316 ms. (steps per millisecond=31 ) properties (out of 12) seen :8
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-02 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-00 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-08 07:20:36] [INFO ] Flow matrix only has 1336 transitions (discarded 1445 similar events)
// Phase 1: matrix 1336 rows 1007 cols
[2023-03-08 07:20:36] [INFO ] Computed 483 place invariants in 25 ms
[2023-03-08 07:20:36] [INFO ] After 227ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-08 07:20:37] [INFO ] [Nat]Absence check using 483 positive place invariants in 245 ms returned sat
[2023-03-08 07:20:38] [INFO ] After 745ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-08 07:20:38] [INFO ] State equation strengthened by 358 read => feed constraints.
[2023-03-08 07:20:38] [INFO ] After 590ms SMT Verify possible using 358 Read/Feed constraints in natural domain returned unsat :0 sat :4
[2023-03-08 07:20:39] [INFO ] Deduced a trap composed of 8 places in 97 ms of which 7 ms to minimize.
[2023-03-08 07:20:39] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 213 ms
[2023-03-08 07:20:39] [INFO ] After 1463ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 491 ms.
[2023-03-08 07:20:40] [INFO ] After 3227ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Parikh walk visited 0 properties in 83 ms.
Support contains 132 out of 1007 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1007/1007 places, 2781/2781 transitions.
Graph (trivial) has 200 edges and 1007 vertex of which 15 / 1007 are part of one of the 6 SCC in 1 ms
Free SCC test removed 9 places
Drop transitions removed 15 transitions
Ensure Unique test removed 17 transitions
Reduce isomorphic transitions removed 32 transitions.
Drop transitions removed 27 transitions
Trivial Post-agglo rules discarded 27 transitions
Performed 27 trivial Post agglomeration. Transition count delta: 27
Iterating post reduction 0 with 27 rules applied. Total rules applied 28 place count 998 transition count 2722
Reduce places removed 27 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 28 rules applied. Total rules applied 56 place count 971 transition count 2721
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 57 place count 970 transition count 2721
Performed 29 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 29 Pre rules applied. Total rules applied 57 place count 970 transition count 2692
Deduced a syphon composed of 29 places in 0 ms
Reduce places removed 29 places and 0 transitions.
Iterating global reduction 3 with 58 rules applied. Total rules applied 115 place count 941 transition count 2692
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 119 place count 941 transition count 2688
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 125 place count 935 transition count 2680
Iterating global reduction 4 with 6 rules applied. Total rules applied 131 place count 935 transition count 2680
Performed 38 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 38 places in 1 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 4 with 76 rules applied. Total rules applied 207 place count 897 transition count 2641
Drop transitions removed 156 transitions
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 165 transitions.
Graph (complete) has 3160 edges and 897 vertex of which 896 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 0 output transitions
Iterating post reduction 4 with 166 rules applied. Total rules applied 373 place count 896 transition count 2476
Discarding 35 places :
Symmetric choice reduction at 5 with 35 rule applications. Total rules 408 place count 861 transition count 2418
Iterating global reduction 5 with 35 rules applied. Total rules applied 443 place count 861 transition count 2418
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 5 with 6 rules applied. Total rules applied 449 place count 861 transition count 2412
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: -43
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 6 with 18 rules applied. Total rules applied 467 place count 852 transition count 2455
Drop transitions removed 36 transitions
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 49 transitions.
Iterating post reduction 6 with 49 rules applied. Total rules applied 516 place count 852 transition count 2406
Discarding 1 places :
Symmetric choice reduction at 7 with 1 rule applications. Total rules 517 place count 851 transition count 2404
Iterating global reduction 7 with 1 rules applied. Total rules applied 518 place count 851 transition count 2404
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 7 with 7 rules applied. Total rules applied 525 place count 851 transition count 2397
Drop transitions removed 38 transitions
Redundant transition composition rules discarded 38 transitions
Iterating global reduction 8 with 38 rules applied. Total rules applied 563 place count 851 transition count 2359
Discarding 3 places :
Symmetric choice reduction at 8 with 3 rule applications. Total rules 566 place count 848 transition count 2346
Iterating global reduction 8 with 3 rules applied. Total rules applied 569 place count 848 transition count 2346
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 8 with 13 rules applied. Total rules applied 582 place count 848 transition count 2333
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 584 place count 847 transition count 2332
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 9 with 10 rules applied. Total rules applied 594 place count 847 transition count 2322
Free-agglomeration rule applied 17 times.
Iterating global reduction 9 with 17 rules applied. Total rules applied 611 place count 847 transition count 2305
Reduce places removed 17 places and 0 transitions.
Drop transitions removed 108 transitions
Reduce isomorphic transitions removed 108 transitions.
Iterating post reduction 9 with 125 rules applied. Total rules applied 736 place count 830 transition count 2197
Discarding 2 places :
Symmetric choice reduction at 10 with 2 rule applications. Total rules 738 place count 828 transition count 2191
Iterating global reduction 10 with 2 rules applied. Total rules applied 740 place count 828 transition count 2191
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Iterating post reduction 10 with 42 rules applied. Total rules applied 782 place count 828 transition count 2149
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 11 with 9 rules applied. Total rules applied 791 place count 828 transition count 2140
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 11 with 1 Pre rules applied. Total rules applied 791 place count 828 transition count 2139
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 793 place count 827 transition count 2139
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 795 place count 827 transition count 2137
Discarding 1 places :
Symmetric choice reduction at 12 with 1 rule applications. Total rules 796 place count 826 transition count 2136
Iterating global reduction 12 with 1 rules applied. Total rules applied 797 place count 826 transition count 2136
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 12 with 4 rules applied. Total rules applied 801 place count 826 transition count 2136
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 12 with 4 rules applied. Total rules applied 805 place count 826 transition count 2132
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 12 with 8 rules applied. Total rules applied 813 place count 822 transition count 2128
Applied a total of 813 rules in 481 ms. Remains 822 /1007 variables (removed 185) and now considering 2128/2781 (removed 653) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 482 ms. Remains : 822/1007 places, 2128/2781 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 307 ms. (steps per millisecond=32 ) properties (out of 4) seen :2
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-08 07:20:41] [INFO ] Flow matrix only has 998 transitions (discarded 1130 similar events)
// Phase 1: matrix 998 rows 822 cols
[2023-03-08 07:20:41] [INFO ] Computed 443 place invariants in 13 ms
[2023-03-08 07:20:41] [INFO ] After 170ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-08 07:20:41] [INFO ] [Nat]Absence check using 443 positive place invariants in 102 ms returned sat
[2023-03-08 07:20:42] [INFO ] After 630ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-08 07:20:42] [INFO ] State equation strengthened by 340 read => feed constraints.
[2023-03-08 07:20:42] [INFO ] After 404ms SMT Verify possible using 340 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-08 07:20:43] [INFO ] Deduced a trap composed of 6 places in 57 ms of which 0 ms to minimize.
[2023-03-08 07:20:43] [INFO ] Deduced a trap composed of 21 places in 73 ms of which 1 ms to minimize.
[2023-03-08 07:20:43] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 290 ms
[2023-03-08 07:20:43] [INFO ] After 1014ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 266 ms.
[2023-03-08 07:20:43] [INFO ] After 2273ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 15 ms.
Support contains 100 out of 822 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 822/822 places, 2128/2128 transitions.
Graph (trivial) has 99 edges and 822 vertex of which 11 / 822 are part of one of the 5 SCC in 0 ms
Free SCC test removed 6 places
Drop transitions removed 11 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 12 transitions.
Drop transitions removed 11 transitions
Trivial Post-agglo rules discarded 11 transitions
Performed 11 trivial Post agglomeration. Transition count delta: 11
Iterating post reduction 0 with 11 rules applied. Total rules applied 12 place count 816 transition count 2105
Reduce places removed 11 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 12 rules applied. Total rules applied 24 place count 805 transition count 2104
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 25 place count 804 transition count 2104
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 25 place count 804 transition count 2097
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 39 place count 797 transition count 2097
Performed 15 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 15 places in 1 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 3 with 30 rules applied. Total rules applied 69 place count 782 transition count 2081
Drop transitions removed 80 transitions
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 85 transitions.
Iterating post reduction 3 with 85 rules applied. Total rules applied 154 place count 782 transition count 1996
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 161 place count 775 transition count 1982
Iterating global reduction 4 with 7 rules applied. Total rules applied 168 place count 775 transition count 1982
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -10
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 174 place count 772 transition count 1992
Drop transitions removed 14 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 4 with 15 rules applied. Total rules applied 189 place count 772 transition count 1977
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 5 with 21 rules applied. Total rules applied 210 place count 772 transition count 1956
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 213 place count 769 transition count 1945
Iterating global reduction 5 with 3 rules applied. Total rules applied 216 place count 769 transition count 1945
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 5 with 14 rules applied. Total rules applied 230 place count 769 transition count 1931
Free-agglomeration rule applied 9 times.
Iterating global reduction 6 with 9 rules applied. Total rules applied 239 place count 769 transition count 1922
Reduce places removed 9 places and 0 transitions.
Drop transitions removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 6 with 22 rules applied. Total rules applied 261 place count 760 transition count 1909
Discarding 2 places :
Symmetric choice reduction at 7 with 2 rule applications. Total rules 263 place count 758 transition count 1907
Iterating global reduction 7 with 2 rules applied. Total rules applied 265 place count 758 transition count 1907
Applied a total of 265 rules in 181 ms. Remains 758 /822 variables (removed 64) and now considering 1907/2128 (removed 221) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 181 ms. Remains : 758/822 places, 1907/2128 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 234 ms. (steps per millisecond=42 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 2) seen :1
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-08 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Running SMT prover for 1 properties.
[2023-03-08 07:20:44] [INFO ] Flow matrix only has 880 transitions (discarded 1027 similar events)
// Phase 1: matrix 880 rows 758 cols
[2023-03-08 07:20:44] [INFO ] Computed 433 place invariants in 22 ms
[2023-03-08 07:20:44] [INFO ] After 128ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 07:20:44] [INFO ] [Nat]Absence check using 433 positive place invariants in 79 ms returned sat
[2023-03-08 07:20:44] [INFO ] After 383ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 07:20:44] [INFO ] State equation strengthened by 316 read => feed constraints.
[2023-03-08 07:20:45] [INFO ] After 211ms SMT Verify possible using 316 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 07:20:45] [INFO ] Deduced a trap composed of 19 places in 91 ms of which 17 ms to minimize.
[2023-03-08 07:20:45] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 162 ms
[2023-03-08 07:20:45] [INFO ] After 495ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 127 ms.
[2023-03-08 07:20:45] [INFO ] After 1209ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 2 ms.
Support contains 47 out of 758 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 758/758 places, 1907/1907 transitions.
Graph (trivial) has 140 edges and 758 vertex of which 8 / 758 are part of one of the 2 SCC in 0 ms
Free SCC test removed 6 places
Drop transitions removed 8 transitions
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 35 transitions.
Graph (complete) has 2464 edges and 752 vertex of which 725 are kept as prefixes of interest. Removing 27 places using SCC suffix rule.1 ms
Discarding 27 places :
Also discarding 27 output transitions
Drop transitions removed 27 transitions
Drop transitions removed 55 transitions
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 71 transitions.
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 83 rules applied. Total rules applied 85 place count 725 transition count 1762
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 97 place count 713 transition count 1762
Performed 17 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 17 Pre rules applied. Total rules applied 97 place count 713 transition count 1745
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 2 with 34 rules applied. Total rules applied 131 place count 696 transition count 1745
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 138 place count 696 transition count 1738
Discarding 26 places :
Symmetric choice reduction at 3 with 26 rule applications. Total rules 164 place count 670 transition count 1688
Iterating global reduction 3 with 26 rules applied. Total rules applied 190 place count 670 transition count 1688
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 3 with 6 rules applied. Total rules applied 196 place count 670 transition count 1682
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 1 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 4 with 30 rules applied. Total rules applied 226 place count 655 transition count 1667
Drop transitions removed 88 transitions
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 94 transitions.
Graph (complete) has 2116 edges and 655 vertex of which 638 are kept as prefixes of interest. Removing 17 places using SCC suffix rule.0 ms
Discarding 17 places :
Also discarding 13 output transitions
Drop transitions removed 13 transitions
Iterating post reduction 4 with 95 rules applied. Total rules applied 321 place count 638 transition count 1560
Drop transitions removed 21 transitions
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 41 transitions.
Iterating post reduction 5 with 41 rules applied. Total rules applied 362 place count 638 transition count 1519
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 362 place count 638 transition count 1518
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 364 place count 637 transition count 1518
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 365 place count 637 transition count 1517
Discarding 58 places :
Symmetric choice reduction at 7 with 58 rule applications. Total rules 423 place count 579 transition count 1419
Iterating global reduction 7 with 58 rules applied. Total rules applied 481 place count 579 transition count 1419
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: -33
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 7 with 16 rules applied. Total rules applied 497 place count 571 transition count 1452
Drop transitions removed 9 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 7 with 10 rules applied. Total rules applied 507 place count 571 transition count 1442
Drop transitions removed 57 transitions
Redundant transition composition rules discarded 57 transitions
Iterating global reduction 8 with 57 rules applied. Total rules applied 564 place count 571 transition count 1385
Free-agglomeration rule applied 15 times.
Iterating global reduction 8 with 15 rules applied. Total rules applied 579 place count 571 transition count 1370
Reduce places removed 15 places and 0 transitions.
Drop transitions removed 108 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 110 transitions.
Graph (complete) has 1800 edges and 556 vertex of which 553 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.0 ms
Discarding 3 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Iterating post reduction 8 with 126 rules applied. Total rules applied 705 place count 553 transition count 1259
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 9 with 7 rules applied. Total rules applied 712 place count 553 transition count 1252
Discarding 13 places :
Symmetric choice reduction at 10 with 13 rule applications. Total rules 725 place count 540 transition count 1228
Iterating global reduction 10 with 13 rules applied. Total rules applied 738 place count 540 transition count 1228
Ensure Unique test removed 31 transitions
Reduce isomorphic transitions removed 31 transitions.
Iterating post reduction 10 with 31 rules applied. Total rules applied 769 place count 540 transition count 1197
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 11 with 16 rules applied. Total rules applied 785 place count 540 transition count 1181
Discarding 5 places :
Symmetric choice reduction at 11 with 5 rule applications. Total rules 790 place count 535 transition count 1174
Iterating global reduction 11 with 5 rules applied. Total rules applied 795 place count 535 transition count 1174
Partial Free-agglomeration rule applied 5 times.
Drop transitions removed 5 transitions
Iterating global reduction 11 with 5 rules applied. Total rules applied 800 place count 535 transition count 1174
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 11 with 4 rules applied. Total rules applied 804 place count 535 transition count 1170
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 11 with 8 rules applied. Total rules applied 812 place count 531 transition count 1166
Applied a total of 812 rules in 256 ms. Remains 531 /758 variables (removed 227) and now considering 1166/1907 (removed 741) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 256 ms. Remains : 531/758 places, 1166/1907 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 121 ms. (steps per millisecond=82 ) properties (out of 1) seen :0
Finished Best-First random walk after 2318 steps, including 0 resets, run visited all 1 properties in 12 ms. (steps per millisecond=193 )
FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-03 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
All properties solved without resorting to model-checking.
Total runtime 46679 ms.
starting LoLA
BK_INPUT DLCflexbar-PT-4b
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678260387467

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-02: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-04: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-05: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-06: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-07: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-02: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-04: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-05: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-06: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-07: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-10: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-02: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-04: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-05: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-06: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-07: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-08: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-02: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-05: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-06: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-07: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-02: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-05: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-02: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-05: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-02: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-05: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-05: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-10: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 69 (type EXCL) for 6 DLCflexbar-PT-4b-ReachabilityCardinality-02
lola: time limit : 217 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 62 (type FNDP) for 30 DLCflexbar-PT-4b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type EQUN) for 30 DLCflexbar-PT-4b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SRCH) for 30 DLCflexbar-PT-4b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 65 (type SRCH) for DLCflexbar-PT-4b-ReachabilityCardinality-10
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 62 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 63 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 51 (type FNDP) for 12 DLCflexbar-PT-4b-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type EQUN) for 12 DLCflexbar-PT-4b-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type FNDP) for 15 DLCflexbar-PT-4b-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 53 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-05
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 55 (type FNDP) for 3 DLCflexbar-PT-4b-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 52 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 94 (type FNDP) for 36 DLCflexbar-PT-4b-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type EQUN) for 36 DLCflexbar-PT-4b-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 94 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-12
lola: result : true
lola: tried executions : 1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-63.sara.
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 95 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-12 (obsolete)
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-52.sara.

lola: LAUNCH task # 101 (type FNDP) for 24 DLCflexbar-PT-4b-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type EQUN) for 24 DLCflexbar-PT-4b-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 83 (type FNDP) for 9 DLCflexbar-PT-4b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 62 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-10
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 52 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-04
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-95.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 95 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-12
lola: result : true
lola: FINISHED task # 63 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-10
lola: result : true
lola: FINISHED task # 101 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 102 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 75 (type FNDP) for 45 DLCflexbar-PT-4b-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type EQUN) for 45 DLCflexbar-PT-4b-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 83 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-03
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: LAUNCH task # 49 (type FNDP) for 6 DLCflexbar-PT-4b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 54
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 76 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 50 (type EQUN) for 6 DLCflexbar-PT-4b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SRCH) for 6 DLCflexbar-PT-4b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-15
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 49 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-02
lola: result : true
lola: fired transitions : 134
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 50 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 68 (type SRCH) for DLCflexbar-PT-4b-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 69 (type EXCL) for DLCflexbar-PT-4b-ReachabilityCardinality-02 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-ReachabilityCardinality-01: EF true findpath
DLCflexbar-PT-4b-ReachabilityCardinality-02: AG false findpath
DLCflexbar-PT-4b-ReachabilityCardinality-03: EF true findpath
DLCflexbar-PT-4b-ReachabilityCardinality-04: EF true findpath
DLCflexbar-PT-4b-ReachabilityCardinality-05: EF true findpath
DLCflexbar-PT-4b-ReachabilityCardinality-08: AG false findpath
DLCflexbar-PT-4b-ReachabilityCardinality-10: AG false tandem / insertion
DLCflexbar-PT-4b-ReachabilityCardinality-12: AG false findpath
DLCflexbar-PT-4b-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 336 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 111 (type EXCL) for 39 DLCflexbar-PT-4b-ReachabilityCardinality-13
lola: time limit : 466 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 107 (type FNDP) for 39 DLCflexbar-PT-4b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type EQUN) for 39 DLCflexbar-PT-4b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 110 (type SRCH) for 39 DLCflexbar-PT-4b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 111 (type EXCL) for DLCflexbar-PT-4b-ReachabilityCardinality-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 107 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 108 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 110 (type SRCH) for DLCflexbar-PT-4b-ReachabilityCardinality-13 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-108.sara.

lola: FINISHED task # 108 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-13
lola: result : true
lola: FINISHED task # 107 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-13
lola: result : true
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 118 (type EXCL) for 27 DLCflexbar-PT-4b-ReachabilityCardinality-09
lola: time limit : 543 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 114 (type FNDP) for 27 DLCflexbar-PT-4b-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 115 (type EQUN) for 27 DLCflexbar-PT-4b-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type SRCH) for 27 DLCflexbar-PT-4b-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 117 (type SRCH) for DLCflexbar-PT-4b-ReachabilityCardinality-09
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 114 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 115 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 118 (type EXCL) for DLCflexbar-PT-4b-ReachabilityCardinality-09 (obsolete)
lola: FINISHED task # 114 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-115.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 124 (type EXCL) for 18 DLCflexbar-PT-4b-ReachabilityCardinality-06
lola: time limit : 652 sec
lola:
memory limit: 32 pages
lola: LAUNCH task # 120 (type FNDP) for 18 DLCflexbar-PT-4b-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 121 (type EQUN) for 18 DLCflexbar-PT-4b-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 123 (type SRCH) for 18 DLCflexbar-PT-4b-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 124 (type EXCL) for DLCflexbar-PT-4b-ReachabilityCardinality-06
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 120 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 121 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 123 (type SRCH) for DLCflexbar-PT-4b-ReachabilityCardinality-06 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-121.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 115 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-09
lola: result : true
lola: FINISHED task # 120 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-06
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 121 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-06
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 130 (type EXCL) for 21 DLCflexbar-PT-4b-ReachabilityCardinality-07
lola: time limit : 815 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 126 (type FNDP) for 21 DLCflexbar-PT-4b-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 127 (type EQUN) for 21 DLCflexbar-PT-4b-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 129 (type SRCH) for 21 DLCflexbar-PT-4b-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 129 (type SRCH) for DLCflexbar-PT-4b-ReachabilityCardinality-07
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 126 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 127 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 130 (type EXCL) for DLCflexbar-PT-4b-ReachabilityCardinality-07 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 126 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-07
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-127.sara.

lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 136 (type EXCL) for 33 DLCflexbar-PT-4b-ReachabilityCardinality-11
lola: time limit : 1087 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 132 (type FNDP) for 33 DLCflexbar-PT-4b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 133 (type EQUN) for 33 DLCflexbar-PT-4b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 135 (type SRCH) for 33 DLCflexbar-PT-4b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 127 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-07
lola: result : true
lola: FINISHED task # 136 (type EXCL) for DLCflexbar-PT-4b-ReachabilityCardinality-11
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 132 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 133 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 135 (type SRCH) for DLCflexbar-PT-4b-ReachabilityCardinality-11 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 132 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-133.sara.

lola: FINISHED task # 133 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-11
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-102.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 143 (type EXCL) for 42 DLCflexbar-PT-4b-ReachabilityCardinality-14
lola: time limit : 1630 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 139 (type FNDP) for 42 DLCflexbar-PT-4b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 140 (type EQUN) for 42 DLCflexbar-PT-4b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 142 (type SRCH) for 42 DLCflexbar-PT-4b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 139 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-14
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 140 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 142 (type SRCH) for DLCflexbar-PT-4b-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 143 (type EXCL) for DLCflexbar-PT-4b-ReachabilityCardinality-14 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-140.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 150 (type EXCL) for 0 DLCflexbar-PT-4b-ReachabilityCardinality-00
lola: time limit : 3260 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 146 (type FNDP) for 0 DLCflexbar-PT-4b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 147 (type EQUN) for 0 DLCflexbar-PT-4b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 149 (type SRCH) for 0 DLCflexbar-PT-4b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 150 (type EXCL) for DLCflexbar-PT-4b-ReachabilityCardinality-00
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 146 (type FNDP) for DLCflexbar-PT-4b-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 147 (type EQUN) for DLCflexbar-PT-4b-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 149 (type SRCH) for DLCflexbar-PT-4b-ReachabilityCardinality-00 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-ReachabilityCardinality-00: AG false tandem / relaxed
DLCflexbar-PT-4b-ReachabilityCardinality-01: EF true findpath
DLCflexbar-PT-4b-ReachabilityCardinality-02: AG false findpath
DLCflexbar-PT-4b-ReachabilityCardinality-03: EF true findpath
DLCflexbar-PT-4b-ReachabilityCardinality-04: EF true findpath
DLCflexbar-PT-4b-ReachabilityCardinality-05: EF true findpath
DLCflexbar-PT-4b-ReachabilityCardinality-06: EF true tandem / relaxed
DLCflexbar-PT-4b-ReachabilityCardinality-07: EF true tandem / insertion
DLCflexbar-PT-4b-ReachabilityCardinality-08: AG false findpath
DLCflexbar-PT-4b-ReachabilityCardinality-09: AG false tandem / insertion
DLCflexbar-PT-4b-ReachabilityCardinality-10: AG false tandem / insertion
DLCflexbar-PT-4b-ReachabilityCardinality-11: EF true tandem / relaxed
DLCflexbar-PT-4b-ReachabilityCardinality-12: AG false findpath
DLCflexbar-PT-4b-ReachabilityCardinality-13: EF true tandem / relaxed
DLCflexbar-PT-4b-ReachabilityCardinality-14: AG false findpath
DLCflexbar-PT-4b-ReachabilityCardinality-15: AG false findpath

Time elapsed: 340 secs. Pages in use: 2
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-4b"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCflexbar-PT-4b, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478500550"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-4b.tgz
mv DLCflexbar-PT-4b execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;