Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478400546.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCflexbar-PT-4b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478400546
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.6M
-rw-r--r-- 1 mcc users 8.6K Feb 25 14:56 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 25 14:56 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 14:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 25 14:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 14:57 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 121K Feb 25 14:57 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 14:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 25 14:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 4.1M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-4b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678259698946

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-4b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 07:15:00] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 07:15:00] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 07:15:00] [INFO ] Load time of PNML (sax parser for PT used): 409 ms
[2023-03-08 07:15:01] [INFO ] Transformed 11440 places.
[2023-03-08 07:15:01] [INFO ] Transformed 17128 transitions.
[2023-03-08 07:15:01] [INFO ] Found NUPN structural information;
[2023-03-08 07:15:01] [INFO ] Parsed PT model containing 11440 places and 17128 transitions and 46731 arcs in 883 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 12 ms.
Support contains 126 out of 11440 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 11440/11440 places, 17128/17128 transitions.
Discarding 1894 places :
Symmetric choice reduction at 0 with 1894 rule applications. Total rules 1894 place count 9546 transition count 15234
Iterating global reduction 0 with 1894 rules applied. Total rules applied 3788 place count 9546 transition count 15234
Discarding 1646 places :
Symmetric choice reduction at 0 with 1646 rule applications. Total rules 5434 place count 7900 transition count 13588
Iterating global reduction 0 with 1646 rules applied. Total rules applied 7080 place count 7900 transition count 13588
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 7086 place count 7900 transition count 13582
Discarding 317 places :
Symmetric choice reduction at 1 with 317 rule applications. Total rules 7403 place count 7583 transition count 13126
Iterating global reduction 1 with 317 rules applied. Total rules applied 7720 place count 7583 transition count 13126
Discarding 304 places :
Symmetric choice reduction at 1 with 304 rule applications. Total rules 8024 place count 7279 transition count 12822
Iterating global reduction 1 with 304 rules applied. Total rules applied 8328 place count 7279 transition count 12822
Ensure Unique test removed 43 transitions
Reduce isomorphic transitions removed 43 transitions.
Iterating post reduction 1 with 43 rules applied. Total rules applied 8371 place count 7279 transition count 12779
Discarding 133 places :
Symmetric choice reduction at 2 with 133 rule applications. Total rules 8504 place count 7146 transition count 12646
Iterating global reduction 2 with 133 rules applied. Total rules applied 8637 place count 7146 transition count 12646
Discarding 132 places :
Symmetric choice reduction at 2 with 132 rule applications. Total rules 8769 place count 7014 transition count 12514
Iterating global reduction 2 with 132 rules applied. Total rules applied 8901 place count 7014 transition count 12514
Discarding 132 places :
Symmetric choice reduction at 2 with 132 rule applications. Total rules 9033 place count 6882 transition count 12382
Iterating global reduction 2 with 132 rules applied. Total rules applied 9165 place count 6882 transition count 12382
Discarding 124 places :
Symmetric choice reduction at 2 with 124 rule applications. Total rules 9289 place count 6758 transition count 12258
Iterating global reduction 2 with 124 rules applied. Total rules applied 9413 place count 6758 transition count 12258
Discarding 80 places :
Symmetric choice reduction at 2 with 80 rule applications. Total rules 9493 place count 6678 transition count 12178
Iterating global reduction 2 with 80 rules applied. Total rules applied 9573 place count 6678 transition count 12178
Discarding 78 places :
Symmetric choice reduction at 2 with 78 rule applications. Total rules 9651 place count 6600 transition count 12100
Iterating global reduction 2 with 78 rules applied. Total rules applied 9729 place count 6600 transition count 12100
Applied a total of 9729 rules in 11646 ms. Remains 6600 /11440 variables (removed 4840) and now considering 12100/17128 (removed 5028) transitions.
// Phase 1: matrix 12100 rows 6600 cols
[2023-03-08 07:15:13] [INFO ] Computed 608 place invariants in 88 ms
[2023-03-08 07:15:15] [INFO ] Implicit Places using invariants in 2027 ms returned []
Implicit Place search using SMT only with invariants took 2052 ms to find 0 implicit places.
[2023-03-08 07:15:15] [INFO ] Invariant cache hit.
[2023-03-08 07:15:23] [INFO ] Dead Transitions using invariants and state equation in 7940 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 6600/11440 places, 12100/17128 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21641 ms. Remains : 6600/11440 places, 12100/17128 transitions.
Support contains 126 out of 6600 places after structural reductions.
[2023-03-08 07:15:24] [INFO ] Flatten gal took : 473 ms
[2023-03-08 07:15:24] [INFO ] Flatten gal took : 287 ms
[2023-03-08 07:15:25] [INFO ] Input system was already deterministic with 12100 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 541 ms. (steps per millisecond=18 ) properties (out of 74) seen :24
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 50) seen :0
Running SMT prover for 50 properties.
[2023-03-08 07:15:26] [INFO ] Invariant cache hit.
[2023-03-08 07:15:32] [INFO ] [Real]Absence check using 608 positive place invariants in 886 ms returned sat
[2023-03-08 07:15:32] [INFO ] After 6107ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:50
[2023-03-08 07:15:38] [INFO ] [Nat]Absence check using 608 positive place invariants in 971 ms returned sat
[2023-03-08 07:15:57] [INFO ] After 14932ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :50
[2023-03-08 07:15:57] [INFO ] After 14945ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :50
Attempting to minimize the solution found.
Minimization took 3 ms.
[2023-03-08 07:15:57] [INFO ] After 25042ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :50
Fused 50 Parikh solutions to 28 different solutions.
Parikh walk visited 25 properties in 3479 ms.
Support contains 42 out of 6600 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Graph (trivial) has 5586 edges and 6600 vertex of which 914 / 6600 are part of one of the 70 SCC in 15 ms
Free SCC test removed 844 places
Drop transitions removed 966 transitions
Ensure Unique test removed 47 transitions
Reduce isomorphic transitions removed 1013 transitions.
Drop transitions removed 1252 transitions
Trivial Post-agglo rules discarded 1252 transitions
Performed 1252 trivial Post agglomeration. Transition count delta: 1252
Iterating post reduction 0 with 1252 rules applied. Total rules applied 1253 place count 5756 transition count 9835
Reduce places removed 1252 places and 0 transitions.
Ensure Unique test removed 48 transitions
Reduce isomorphic transitions removed 48 transitions.
Drop transitions removed 96 transitions
Trivial Post-agglo rules discarded 96 transitions
Performed 96 trivial Post agglomeration. Transition count delta: 96
Iterating post reduction 1 with 1396 rules applied. Total rules applied 2649 place count 4504 transition count 9691
Reduce places removed 96 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 2 with 102 rules applied. Total rules applied 2751 place count 4408 transition count 9685
Reduce places removed 6 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 3 with 10 rules applied. Total rules applied 2761 place count 4402 transition count 9681
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 2763 place count 4400 transition count 9681
Performed 692 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 692 Pre rules applied. Total rules applied 2763 place count 4400 transition count 8989
Deduced a syphon composed of 692 places in 122 ms
Reduce places removed 692 places and 0 transitions.
Iterating global reduction 5 with 1384 rules applied. Total rules applied 4147 place count 3708 transition count 8989
Discarding 128 places :
Symmetric choice reduction at 5 with 128 rule applications. Total rules 4275 place count 3580 transition count 7696
Iterating global reduction 5 with 128 rules applied. Total rules applied 4403 place count 3580 transition count 7696
Ensure Unique test removed 41 transitions
Reduce isomorphic transitions removed 41 transitions.
Iterating post reduction 5 with 41 rules applied. Total rules applied 4444 place count 3580 transition count 7655
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 6 Pre rules applied. Total rules applied 4444 place count 3580 transition count 7649
Deduced a syphon composed of 6 places in 104 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 6 with 12 rules applied. Total rules applied 4456 place count 3574 transition count 7649
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 4457 place count 3573 transition count 7643
Iterating global reduction 6 with 1 rules applied. Total rules applied 4458 place count 3573 transition count 7643
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 4459 place count 3573 transition count 7642
Performed 1336 Post agglomeration using F-continuation condition with reduction of 3 identical transitions.
Deduced a syphon composed of 1336 places in 2 ms
Reduce places removed 1336 places and 0 transitions.
Iterating global reduction 7 with 2672 rules applied. Total rules applied 7131 place count 2237 transition count 6303
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 7 with 7 rules applied. Total rules applied 7138 place count 2237 transition count 6296
Renaming transitions due to excessive name length > 1024 char.
Discarding 55 places :
Symmetric choice reduction at 8 with 55 rule applications. Total rules 7193 place count 2182 transition count 5450
Iterating global reduction 8 with 55 rules applied. Total rules applied 7248 place count 2182 transition count 5450
Ensure Unique test removed 53 transitions
Reduce isomorphic transitions removed 53 transitions.
Iterating post reduction 8 with 53 rules applied. Total rules applied 7301 place count 2182 transition count 5397
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 9 with 6 rules applied. Total rules applied 7307 place count 2179 transition count 5394
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 7308 place count 2178 transition count 5345
Iterating global reduction 9 with 1 rules applied. Total rules applied 7309 place count 2178 transition count 5345
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 9 with 1 rules applied. Total rules applied 7310 place count 2178 transition count 5344
Performed 101 Post agglomeration using F-continuation condition with reduction of 168 identical transitions.
Deduced a syphon composed of 101 places in 1 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 10 with 202 rules applied. Total rules applied 7512 place count 2077 transition count 5952
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 7514 place count 2077 transition count 5950
Discarding 31 places :
Symmetric choice reduction at 11 with 31 rule applications. Total rules 7545 place count 2046 transition count 5578
Iterating global reduction 11 with 31 rules applied. Total rules applied 7576 place count 2046 transition count 5578
Ensure Unique test removed 170 transitions
Reduce isomorphic transitions removed 170 transitions.
Iterating post reduction 11 with 170 rules applied. Total rules applied 7746 place count 2046 transition count 5408
Performed 36 Post agglomeration using F-continuation condition with reduction of 48 identical transitions.
Deduced a syphon composed of 36 places in 1 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 12 with 72 rules applied. Total rules applied 7818 place count 2010 transition count 5626
Drop transitions removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 12 with 8 rules applied. Total rules applied 7826 place count 2010 transition count 5618
Discarding 7 places :
Symmetric choice reduction at 13 with 7 rule applications. Total rules 7833 place count 2003 transition count 5534
Iterating global reduction 13 with 7 rules applied. Total rules applied 7840 place count 2003 transition count 5534
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Iterating post reduction 13 with 42 rules applied. Total rules applied 7882 place count 2003 transition count 5492
Drop transitions removed 44 transitions
Redundant transition composition rules discarded 44 transitions
Iterating global reduction 14 with 44 rules applied. Total rules applied 7926 place count 2003 transition count 5448
Discarding 7 places :
Symmetric choice reduction at 14 with 7 rule applications. Total rules 7933 place count 1996 transition count 5441
Iterating global reduction 14 with 7 rules applied. Total rules applied 7940 place count 1996 transition count 5441
Discarding 7 places :
Symmetric choice reduction at 14 with 7 rule applications. Total rules 7947 place count 1989 transition count 5088
Iterating global reduction 14 with 7 rules applied. Total rules applied 7954 place count 1989 transition count 5088
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 14 with 7 rules applied. Total rules applied 7961 place count 1989 transition count 5081
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 15 with 10 rules applied. Total rules applied 7971 place count 1984 transition count 5076
Discarding 4 places :
Symmetric choice reduction at 15 with 4 rule applications. Total rules 7975 place count 1980 transition count 4875
Iterating global reduction 15 with 4 rules applied. Total rules applied 7979 place count 1980 transition count 4875
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 15 with 4 rules applied. Total rules applied 7983 place count 1980 transition count 4871
Free-agglomeration rule applied 1231 times with reduction of 670 identical transitions.
Iterating global reduction 16 with 1231 rules applied. Total rules applied 9214 place count 1980 transition count 2970
Reduce places removed 1231 places and 0 transitions.
Drop transitions removed 1355 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 1359 transitions.
Graph (complete) has 2233 edges and 749 vertex of which 523 are kept as prefixes of interest. Removing 226 places using SCC suffix rule.1 ms
Discarding 226 places :
Also discarding 169 output transitions
Drop transitions removed 169 transitions
Iterating post reduction 16 with 2591 rules applied. Total rules applied 11805 place count 523 transition count 1442
Drop transitions removed 129 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 132 transitions.
Iterating post reduction 17 with 132 rules applied. Total rules applied 11937 place count 523 transition count 1310
Discarding 223 places :
Symmetric choice reduction at 18 with 223 rule applications. Total rules 12160 place count 300 transition count 763
Iterating global reduction 18 with 223 rules applied. Total rules applied 12383 place count 300 transition count 763
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 18 with 8 rules applied. Total rules applied 12391 place count 300 transition count 755
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 18 with 2 rules applied. Total rules applied 12393 place count 299 transition count 754
Free-agglomeration rule applied 1 times.
Iterating global reduction 18 with 1 rules applied. Total rules applied 12394 place count 299 transition count 753
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 23 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 24 transitions.
Iterating post reduction 18 with 25 rules applied. Total rules applied 12419 place count 298 transition count 729
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 19 with 4 rules applied. Total rules applied 12423 place count 298 transition count 729
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 19 with 1 rules applied. Total rules applied 12424 place count 298 transition count 728
Discarding 1 places :
Symmetric choice reduction at 19 with 1 rule applications. Total rules 12425 place count 297 transition count 727
Iterating global reduction 19 with 1 rules applied. Total rules applied 12426 place count 297 transition count 727
Discarding 1 places :
Symmetric choice reduction at 19 with 1 rule applications. Total rules 12427 place count 296 transition count 704
Iterating global reduction 19 with 1 rules applied. Total rules applied 12428 place count 296 transition count 704
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 19 with 1 rules applied. Total rules applied 12429 place count 296 transition count 703
Applied a total of 12429 rules in 3281 ms. Remains 296 /6600 variables (removed 6304) and now considering 703/12100 (removed 11397) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3281 ms. Remains : 296/6600 places, 703/12100 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 98 ms. (steps per millisecond=102 ) properties (out of 25) seen :24
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 07:16:04] [INFO ] Flow matrix only has 258 transitions (discarded 445 similar events)
// Phase 1: matrix 258 rows 296 cols
[2023-03-08 07:16:04] [INFO ] Computed 187 place invariants in 6 ms
[2023-03-08 07:16:04] [INFO ] After 48ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 07:16:04] [INFO ] [Nat]Absence check using 187 positive place invariants in 30 ms returned sat
[2023-03-08 07:16:05] [INFO ] After 90ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 07:16:05] [INFO ] State equation strengthened by 98 read => feed constraints.
[2023-03-08 07:16:05] [INFO ] After 39ms SMT Verify possible using 98 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 07:16:05] [INFO ] After 60ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 19 ms.
[2023-03-08 07:16:05] [INFO ] After 252ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 2 out of 296 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 296/296 places, 703/703 transitions.
Graph (trivial) has 82 edges and 296 vertex of which 6 / 296 are part of one of the 2 SCC in 0 ms
Free SCC test removed 4 places
Drop transitions removed 7 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 8 transitions.
Graph (complete) has 925 edges and 292 vertex of which 19 are kept as prefixes of interest. Removing 273 places using SCC suffix rule.0 ms
Discarding 273 places :
Also discarding 634 output transitions
Drop transitions removed 634 transitions
Drop transitions removed 14 transitions
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 32 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 33 rules applied. Total rules applied 35 place count 19 transition count 28
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 36 place count 18 transition count 28
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 36 place count 18 transition count 27
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 38 place count 17 transition count 27
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 39 place count 17 transition count 26
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 44 place count 12 transition count 13
Iterating global reduction 3 with 5 rules applied. Total rules applied 49 place count 12 transition count 13
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 51 place count 11 transition count 12
Free-agglomeration rule applied 1 times.
Iterating global reduction 3 with 1 rules applied. Total rules applied 52 place count 11 transition count 11
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 54 place count 10 transition count 10
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 4 with 1 rules applied. Total rules applied 55 place count 9 transition count 9
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Remove reverse transitions (loop back) rule discarded transition t3355.t1996.t5123 and 1 places that fell out of Prefix Of Interest.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 57 place count 6 transition count 7
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 57 place count 6 transition count 6
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 59 place count 5 transition count 6
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 61 place count 4 transition count 5
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 62 place count 4 transition count 4
Applied a total of 62 rules in 11 ms. Remains 4 /296 variables (removed 292) and now considering 4/703 (removed 699) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12 ms. Remains : 4/296 places, 4/703 transitions.
Finished random walk after 6 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=6 )
[2023-03-08 07:16:05] [INFO ] Flatten gal took : 227 ms
[2023-03-08 07:16:05] [INFO ] Flatten gal took : 234 ms
[2023-03-08 07:16:06] [INFO ] Input system was already deterministic with 12100 transitions.
Computed a total of 1189 stabilizing places and 1189 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 33 place count 6567 transition count 11971
Iterating global reduction 0 with 33 rules applied. Total rules applied 66 place count 6567 transition count 11971
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 88 place count 6545 transition count 11949
Iterating global reduction 0 with 22 rules applied. Total rules applied 110 place count 6545 transition count 11949
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 121 place count 6534 transition count 11841
Iterating global reduction 0 with 11 rules applied. Total rules applied 132 place count 6534 transition count 11841
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 139 place count 6527 transition count 11834
Iterating global reduction 0 with 7 rules applied. Total rules applied 146 place count 6527 transition count 11834
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 147 place count 6527 transition count 11833
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 153 place count 6521 transition count 11827
Iterating global reduction 1 with 6 rules applied. Total rules applied 159 place count 6521 transition count 11827
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 164 place count 6516 transition count 11822
Iterating global reduction 1 with 5 rules applied. Total rules applied 169 place count 6516 transition count 11822
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 174 place count 6511 transition count 11817
Iterating global reduction 1 with 5 rules applied. Total rules applied 179 place count 6511 transition count 11817
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 184 place count 6506 transition count 11812
Iterating global reduction 1 with 5 rules applied. Total rules applied 189 place count 6506 transition count 11812
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 194 place count 6501 transition count 11807
Iterating global reduction 1 with 5 rules applied. Total rules applied 199 place count 6501 transition count 11807
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 201 place count 6499 transition count 11805
Iterating global reduction 1 with 2 rules applied. Total rules applied 203 place count 6499 transition count 11805
Applied a total of 203 rules in 7063 ms. Remains 6499 /6600 variables (removed 101) and now considering 11805/12100 (removed 295) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7065 ms. Remains : 6499/6600 places, 11805/12100 transitions.
[2023-03-08 07:16:13] [INFO ] Flatten gal took : 202 ms
[2023-03-08 07:16:14] [INFO ] Flatten gal took : 200 ms
[2023-03-08 07:16:14] [INFO ] Input system was already deterministic with 11805 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Graph (trivial) has 5655 edges and 6600 vertex of which 942 / 6600 are part of one of the 68 SCC in 5 ms
Free SCC test removed 874 places
Ensure Unique test removed 979 transitions
Reduce isomorphic transitions removed 979 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 1264 transitions
Trivial Post-agglo rules discarded 1264 transitions
Performed 1264 trivial Post agglomeration. Transition count delta: 1264
Iterating post reduction 0 with 1264 rules applied. Total rules applied 1265 place count 5725 transition count 9856
Reduce places removed 1264 places and 0 transitions.
Ensure Unique test removed 51 transitions
Reduce isomorphic transitions removed 51 transitions.
Drop transitions removed 101 transitions
Trivial Post-agglo rules discarded 101 transitions
Performed 101 trivial Post agglomeration. Transition count delta: 101
Iterating post reduction 1 with 1416 rules applied. Total rules applied 2681 place count 4461 transition count 9704
Reduce places removed 101 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 103 rules applied. Total rules applied 2784 place count 4360 transition count 9702
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 2785 place count 4359 transition count 9702
Performed 685 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 685 Pre rules applied. Total rules applied 2785 place count 4359 transition count 9017
Deduced a syphon composed of 685 places in 126 ms
Reduce places removed 685 places and 0 transitions.
Iterating global reduction 4 with 1370 rules applied. Total rules applied 4155 place count 3674 transition count 9017
Discarding 149 places :
Symmetric choice reduction at 4 with 149 rule applications. Total rules 4304 place count 3525 transition count 7506
Iterating global reduction 4 with 149 rules applied. Total rules applied 4453 place count 3525 transition count 7506
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Iterating post reduction 4 with 42 rules applied. Total rules applied 4495 place count 3525 transition count 7464
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 14 Pre rules applied. Total rules applied 4495 place count 3525 transition count 7450
Deduced a syphon composed of 14 places in 95 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 5 with 28 rules applied. Total rules applied 4523 place count 3511 transition count 7450
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 4524 place count 3510 transition count 7444
Iterating global reduction 5 with 1 rules applied. Total rules applied 4525 place count 3510 transition count 7444
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 4526 place count 3510 transition count 7443
Performed 1305 Post agglomeration using F-continuation condition.Transition count delta: 1305
Deduced a syphon composed of 1305 places in 1 ms
Reduce places removed 1305 places and 0 transitions.
Iterating global reduction 6 with 2610 rules applied. Total rules applied 7136 place count 2205 transition count 6138
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 7137 place count 2205 transition count 6137
Renaming transitions due to excessive name length > 1024 char.
Discarding 59 places :
Symmetric choice reduction at 7 with 59 rule applications. Total rules 7196 place count 2146 transition count 5181
Iterating global reduction 7 with 59 rules applied. Total rules applied 7255 place count 2146 transition count 5181
Ensure Unique test removed 56 transitions
Reduce isomorphic transitions removed 56 transitions.
Iterating post reduction 7 with 56 rules applied. Total rules applied 7311 place count 2146 transition count 5125
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 7313 place count 2145 transition count 5124
Discarding 1 places :
Symmetric choice reduction at 8 with 1 rule applications. Total rules 7314 place count 2144 transition count 5075
Iterating global reduction 8 with 1 rules applied. Total rules applied 7315 place count 2144 transition count 5075
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 7316 place count 2144 transition count 5074
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 9 with 12 rules applied. Total rules applied 7328 place count 2144 transition count 5062
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 9 with 6 rules applied. Total rules applied 7334 place count 2144 transition count 5056
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 10 with 6 rules applied. Total rules applied 7340 place count 2138 transition count 5056
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 7341 place count 2137 transition count 5055
Applied a total of 7341 rules in 1876 ms. Remains 2137 /6600 variables (removed 4463) and now considering 5055/12100 (removed 7045) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1879 ms. Remains : 2137/6600 places, 5055/12100 transitions.
[2023-03-08 07:16:16] [INFO ] Flatten gal took : 114 ms
[2023-03-08 07:16:16] [INFO ] Flatten gal took : 114 ms
[2023-03-08 07:16:16] [INFO ] Input system was already deterministic with 5055 transitions.
Finished random walk after 3025 steps, including 0 resets, run visited all 1 properties in 110 ms. (steps per millisecond=27 )
FORMULA DLCflexbar-PT-4b-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 34 place count 6566 transition count 11970
Iterating global reduction 0 with 34 rules applied. Total rules applied 68 place count 6566 transition count 11970
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 90 place count 6544 transition count 11948
Iterating global reduction 0 with 22 rules applied. Total rules applied 112 place count 6544 transition count 11948
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 123 place count 6533 transition count 11888
Iterating global reduction 0 with 11 rules applied. Total rules applied 134 place count 6533 transition count 11888
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 142 place count 6525 transition count 11880
Iterating global reduction 0 with 8 rules applied. Total rules applied 150 place count 6525 transition count 11880
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 151 place count 6525 transition count 11879
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 158 place count 6518 transition count 11872
Iterating global reduction 1 with 7 rules applied. Total rules applied 165 place count 6518 transition count 11872
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 171 place count 6512 transition count 11866
Iterating global reduction 1 with 6 rules applied. Total rules applied 177 place count 6512 transition count 11866
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 182 place count 6507 transition count 11861
Iterating global reduction 1 with 5 rules applied. Total rules applied 187 place count 6507 transition count 11861
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 192 place count 6502 transition count 11856
Iterating global reduction 1 with 5 rules applied. Total rules applied 197 place count 6502 transition count 11856
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 202 place count 6497 transition count 11851
Iterating global reduction 1 with 5 rules applied. Total rules applied 207 place count 6497 transition count 11851
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 209 place count 6495 transition count 11849
Iterating global reduction 1 with 2 rules applied. Total rules applied 211 place count 6495 transition count 11849
Applied a total of 211 rules in 7043 ms. Remains 6495 /6600 variables (removed 105) and now considering 11849/12100 (removed 251) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7043 ms. Remains : 6495/6600 places, 11849/12100 transitions.
[2023-03-08 07:16:24] [INFO ] Flatten gal took : 197 ms
[2023-03-08 07:16:24] [INFO ] Flatten gal took : 209 ms
[2023-03-08 07:16:24] [INFO ] Input system was already deterministic with 11849 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 6565 transition count 11969
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 6565 transition count 11969
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 93 place count 6542 transition count 11946
Iterating global reduction 0 with 23 rules applied. Total rules applied 116 place count 6542 transition count 11946
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 128 place count 6530 transition count 11837
Iterating global reduction 0 with 12 rules applied. Total rules applied 140 place count 6530 transition count 11837
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 148 place count 6522 transition count 11829
Iterating global reduction 0 with 8 rules applied. Total rules applied 156 place count 6522 transition count 11829
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 157 place count 6522 transition count 11828
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 164 place count 6515 transition count 11821
Iterating global reduction 1 with 7 rules applied. Total rules applied 171 place count 6515 transition count 11821
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 177 place count 6509 transition count 11815
Iterating global reduction 1 with 6 rules applied. Total rules applied 183 place count 6509 transition count 11815
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 188 place count 6504 transition count 11810
Iterating global reduction 1 with 5 rules applied. Total rules applied 193 place count 6504 transition count 11810
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 198 place count 6499 transition count 11805
Iterating global reduction 1 with 5 rules applied. Total rules applied 203 place count 6499 transition count 11805
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 208 place count 6494 transition count 11800
Iterating global reduction 1 with 5 rules applied. Total rules applied 213 place count 6494 transition count 11800
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 215 place count 6492 transition count 11798
Iterating global reduction 1 with 2 rules applied. Total rules applied 217 place count 6492 transition count 11798
Applied a total of 217 rules in 6873 ms. Remains 6492 /6600 variables (removed 108) and now considering 11798/12100 (removed 302) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6875 ms. Remains : 6492/6600 places, 11798/12100 transitions.
[2023-03-08 07:16:32] [INFO ] Flatten gal took : 215 ms
[2023-03-08 07:16:32] [INFO ] Flatten gal took : 204 ms
[2023-03-08 07:16:32] [INFO ] Input system was already deterministic with 11798 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Graph (trivial) has 5655 edges and 6600 vertex of which 942 / 6600 are part of one of the 68 SCC in 2 ms
Free SCC test removed 874 places
Ensure Unique test removed 979 transitions
Reduce isomorphic transitions removed 979 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 1264 transitions
Trivial Post-agglo rules discarded 1264 transitions
Performed 1264 trivial Post agglomeration. Transition count delta: 1264
Iterating post reduction 0 with 1264 rules applied. Total rules applied 1265 place count 5725 transition count 9856
Reduce places removed 1264 places and 0 transitions.
Ensure Unique test removed 51 transitions
Reduce isomorphic transitions removed 51 transitions.
Drop transitions removed 101 transitions
Trivial Post-agglo rules discarded 101 transitions
Performed 101 trivial Post agglomeration. Transition count delta: 101
Iterating post reduction 1 with 1416 rules applied. Total rules applied 2681 place count 4461 transition count 9704
Reduce places removed 101 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 103 rules applied. Total rules applied 2784 place count 4360 transition count 9702
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 2785 place count 4359 transition count 9702
Performed 685 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 685 Pre rules applied. Total rules applied 2785 place count 4359 transition count 9017
Deduced a syphon composed of 685 places in 156 ms
Reduce places removed 685 places and 0 transitions.
Iterating global reduction 4 with 1370 rules applied. Total rules applied 4155 place count 3674 transition count 9017
Discarding 149 places :
Symmetric choice reduction at 4 with 149 rule applications. Total rules 4304 place count 3525 transition count 7506
Iterating global reduction 4 with 149 rules applied. Total rules applied 4453 place count 3525 transition count 7506
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Iterating post reduction 4 with 42 rules applied. Total rules applied 4495 place count 3525 transition count 7464
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 14 Pre rules applied. Total rules applied 4495 place count 3525 transition count 7450
Deduced a syphon composed of 14 places in 97 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 5 with 28 rules applied. Total rules applied 4523 place count 3511 transition count 7450
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 4524 place count 3510 transition count 7444
Iterating global reduction 5 with 1 rules applied. Total rules applied 4525 place count 3510 transition count 7444
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 4526 place count 3510 transition count 7443
Performed 1305 Post agglomeration using F-continuation condition.Transition count delta: 1305
Deduced a syphon composed of 1305 places in 1 ms
Reduce places removed 1305 places and 0 transitions.
Iterating global reduction 6 with 2610 rules applied. Total rules applied 7136 place count 2205 transition count 6138
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 7137 place count 2205 transition count 6137
Renaming transitions due to excessive name length > 1024 char.
Discarding 59 places :
Symmetric choice reduction at 7 with 59 rule applications. Total rules 7196 place count 2146 transition count 5181
Iterating global reduction 7 with 59 rules applied. Total rules applied 7255 place count 2146 transition count 5181
Ensure Unique test removed 56 transitions
Reduce isomorphic transitions removed 56 transitions.
Iterating post reduction 7 with 56 rules applied. Total rules applied 7311 place count 2146 transition count 5125
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 7313 place count 2145 transition count 5124
Discarding 1 places :
Symmetric choice reduction at 8 with 1 rule applications. Total rules 7314 place count 2144 transition count 5075
Iterating global reduction 8 with 1 rules applied. Total rules applied 7315 place count 2144 transition count 5075
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 8 with 1 rules applied. Total rules applied 7316 place count 2144 transition count 5074
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 9 with 12 rules applied. Total rules applied 7328 place count 2144 transition count 5062
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 9 with 6 rules applied. Total rules applied 7334 place count 2144 transition count 5056
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 10 with 6 rules applied. Total rules applied 7340 place count 2138 transition count 5056
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 7341 place count 2137 transition count 5055
Applied a total of 7341 rules in 1713 ms. Remains 2137 /6600 variables (removed 4463) and now considering 5055/12100 (removed 7045) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1714 ms. Remains : 2137/6600 places, 5055/12100 transitions.
[2023-03-08 07:16:34] [INFO ] Flatten gal took : 95 ms
[2023-03-08 07:16:34] [INFO ] Flatten gal took : 109 ms
[2023-03-08 07:16:34] [INFO ] Input system was already deterministic with 5055 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 6569 transition count 12021
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 6569 transition count 12021
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 82 place count 6549 transition count 12001
Iterating global reduction 0 with 20 rules applied. Total rules applied 102 place count 6549 transition count 12001
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 113 place count 6538 transition count 11941
Iterating global reduction 0 with 11 rules applied. Total rules applied 124 place count 6538 transition count 11941
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 132 place count 6530 transition count 11933
Iterating global reduction 0 with 8 rules applied. Total rules applied 140 place count 6530 transition count 11933
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 141 place count 6530 transition count 11932
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 148 place count 6523 transition count 11925
Iterating global reduction 1 with 7 rules applied. Total rules applied 155 place count 6523 transition count 11925
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 161 place count 6517 transition count 11919
Iterating global reduction 1 with 6 rules applied. Total rules applied 167 place count 6517 transition count 11919
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 172 place count 6512 transition count 11914
Iterating global reduction 1 with 5 rules applied. Total rules applied 177 place count 6512 transition count 11914
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 182 place count 6507 transition count 11909
Iterating global reduction 1 with 5 rules applied. Total rules applied 187 place count 6507 transition count 11909
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 192 place count 6502 transition count 11904
Iterating global reduction 1 with 5 rules applied. Total rules applied 197 place count 6502 transition count 11904
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 199 place count 6500 transition count 11902
Iterating global reduction 1 with 2 rules applied. Total rules applied 201 place count 6500 transition count 11902
Applied a total of 201 rules in 6920 ms. Remains 6500 /6600 variables (removed 100) and now considering 11902/12100 (removed 198) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6922 ms. Remains : 6500/6600 places, 11902/12100 transitions.
[2023-03-08 07:16:42] [INFO ] Flatten gal took : 190 ms
[2023-03-08 07:16:42] [INFO ] Flatten gal took : 233 ms
[2023-03-08 07:16:42] [INFO ] Input system was already deterministic with 11902 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 6569 transition count 11973
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 6569 transition count 11973
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 82 place count 6549 transition count 11953
Iterating global reduction 0 with 20 rules applied. Total rules applied 102 place count 6549 transition count 11953
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 112 place count 6539 transition count 11847
Iterating global reduction 0 with 10 rules applied. Total rules applied 122 place count 6539 transition count 11847
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 128 place count 6533 transition count 11841
Iterating global reduction 0 with 6 rules applied. Total rules applied 134 place count 6533 transition count 11841
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 140 place count 6527 transition count 11835
Iterating global reduction 0 with 6 rules applied. Total rules applied 146 place count 6527 transition count 11835
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 151 place count 6522 transition count 11830
Iterating global reduction 0 with 5 rules applied. Total rules applied 156 place count 6522 transition count 11830
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 160 place count 6518 transition count 11826
Iterating global reduction 0 with 4 rules applied. Total rules applied 164 place count 6518 transition count 11826
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 168 place count 6514 transition count 11822
Iterating global reduction 0 with 4 rules applied. Total rules applied 172 place count 6514 transition count 11822
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 176 place count 6510 transition count 11818
Iterating global reduction 0 with 4 rules applied. Total rules applied 180 place count 6510 transition count 11818
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 182 place count 6508 transition count 11816
Iterating global reduction 0 with 2 rules applied. Total rules applied 184 place count 6508 transition count 11816
Applied a total of 184 rules in 7001 ms. Remains 6508 /6600 variables (removed 92) and now considering 11816/12100 (removed 284) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7002 ms. Remains : 6508/6600 places, 11816/12100 transitions.
[2023-03-08 07:16:50] [INFO ] Flatten gal took : 183 ms
[2023-03-08 07:16:50] [INFO ] Flatten gal took : 209 ms
[2023-03-08 07:16:50] [INFO ] Input system was already deterministic with 11816 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 6565 transition count 11969
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 6565 transition count 11969
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 93 place count 6542 transition count 11946
Iterating global reduction 0 with 23 rules applied. Total rules applied 116 place count 6542 transition count 11946
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 128 place count 6530 transition count 11837
Iterating global reduction 0 with 12 rules applied. Total rules applied 140 place count 6530 transition count 11837
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 148 place count 6522 transition count 11829
Iterating global reduction 0 with 8 rules applied. Total rules applied 156 place count 6522 transition count 11829
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 157 place count 6522 transition count 11828
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 164 place count 6515 transition count 11821
Iterating global reduction 1 with 7 rules applied. Total rules applied 171 place count 6515 transition count 11821
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 177 place count 6509 transition count 11815
Iterating global reduction 1 with 6 rules applied. Total rules applied 183 place count 6509 transition count 11815
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 188 place count 6504 transition count 11810
Iterating global reduction 1 with 5 rules applied. Total rules applied 193 place count 6504 transition count 11810
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 198 place count 6499 transition count 11805
Iterating global reduction 1 with 5 rules applied. Total rules applied 203 place count 6499 transition count 11805
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 208 place count 6494 transition count 11800
Iterating global reduction 1 with 5 rules applied. Total rules applied 213 place count 6494 transition count 11800
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 215 place count 6492 transition count 11798
Iterating global reduction 1 with 2 rules applied. Total rules applied 217 place count 6492 transition count 11798
Applied a total of 217 rules in 6961 ms. Remains 6492 /6600 variables (removed 108) and now considering 11798/12100 (removed 302) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6962 ms. Remains : 6492/6600 places, 11798/12100 transitions.
[2023-03-08 07:16:57] [INFO ] Flatten gal took : 186 ms
[2023-03-08 07:16:58] [INFO ] Flatten gal took : 210 ms
[2023-03-08 07:16:58] [INFO ] Input system was already deterministic with 11798 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 6568 transition count 11972
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 6568 transition count 11972
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 85 place count 6547 transition count 11951
Iterating global reduction 0 with 21 rules applied. Total rules applied 106 place count 6547 transition count 11951
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 117 place count 6536 transition count 11843
Iterating global reduction 0 with 11 rules applied. Total rules applied 128 place count 6536 transition count 11843
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 135 place count 6529 transition count 11836
Iterating global reduction 0 with 7 rules applied. Total rules applied 142 place count 6529 transition count 11836
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 143 place count 6529 transition count 11835
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 149 place count 6523 transition count 11829
Iterating global reduction 1 with 6 rules applied. Total rules applied 155 place count 6523 transition count 11829
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 160 place count 6518 transition count 11824
Iterating global reduction 1 with 5 rules applied. Total rules applied 165 place count 6518 transition count 11824
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 169 place count 6514 transition count 11820
Iterating global reduction 1 with 4 rules applied. Total rules applied 173 place count 6514 transition count 11820
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 177 place count 6510 transition count 11816
Iterating global reduction 1 with 4 rules applied. Total rules applied 181 place count 6510 transition count 11816
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 185 place count 6506 transition count 11812
Iterating global reduction 1 with 4 rules applied. Total rules applied 189 place count 6506 transition count 11812
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 190 place count 6505 transition count 11811
Iterating global reduction 1 with 1 rules applied. Total rules applied 191 place count 6505 transition count 11811
Applied a total of 191 rules in 6889 ms. Remains 6505 /6600 variables (removed 95) and now considering 11811/12100 (removed 289) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6890 ms. Remains : 6505/6600 places, 11811/12100 transitions.
[2023-03-08 07:17:05] [INFO ] Flatten gal took : 184 ms
[2023-03-08 07:17:05] [INFO ] Flatten gal took : 207 ms
[2023-03-08 07:17:06] [INFO ] Input system was already deterministic with 11811 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 6569 transition count 11973
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 6569 transition count 11973
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 81 place count 6550 transition count 11954
Iterating global reduction 0 with 19 rules applied. Total rules applied 100 place count 6550 transition count 11954
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 110 place count 6540 transition count 11847
Iterating global reduction 0 with 10 rules applied. Total rules applied 120 place count 6540 transition count 11847
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 127 place count 6533 transition count 11840
Iterating global reduction 0 with 7 rules applied. Total rules applied 134 place count 6533 transition count 11840
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 135 place count 6533 transition count 11839
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 141 place count 6527 transition count 11833
Iterating global reduction 1 with 6 rules applied. Total rules applied 147 place count 6527 transition count 11833
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 152 place count 6522 transition count 11828
Iterating global reduction 1 with 5 rules applied. Total rules applied 157 place count 6522 transition count 11828
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 162 place count 6517 transition count 11823
Iterating global reduction 1 with 5 rules applied. Total rules applied 167 place count 6517 transition count 11823
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 172 place count 6512 transition count 11818
Iterating global reduction 1 with 5 rules applied. Total rules applied 177 place count 6512 transition count 11818
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 182 place count 6507 transition count 11813
Iterating global reduction 1 with 5 rules applied. Total rules applied 187 place count 6507 transition count 11813
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 189 place count 6505 transition count 11811
Iterating global reduction 1 with 2 rules applied. Total rules applied 191 place count 6505 transition count 11811
Applied a total of 191 rules in 6926 ms. Remains 6505 /6600 variables (removed 95) and now considering 11811/12100 (removed 289) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6926 ms. Remains : 6505/6600 places, 11811/12100 transitions.
[2023-03-08 07:17:13] [INFO ] Flatten gal took : 190 ms
[2023-03-08 07:17:13] [INFO ] Flatten gal took : 214 ms
[2023-03-08 07:17:14] [INFO ] Input system was already deterministic with 11811 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 33 place count 6567 transition count 11971
Iterating global reduction 0 with 33 rules applied. Total rules applied 66 place count 6567 transition count 11971
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 88 place count 6545 transition count 11949
Iterating global reduction 0 with 22 rules applied. Total rules applied 110 place count 6545 transition count 11949
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 122 place count 6533 transition count 11840
Iterating global reduction 0 with 12 rules applied. Total rules applied 134 place count 6533 transition count 11840
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 142 place count 6525 transition count 11832
Iterating global reduction 0 with 8 rules applied. Total rules applied 150 place count 6525 transition count 11832
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 151 place count 6525 transition count 11831
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 158 place count 6518 transition count 11824
Iterating global reduction 1 with 7 rules applied. Total rules applied 165 place count 6518 transition count 11824
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 171 place count 6512 transition count 11818
Iterating global reduction 1 with 6 rules applied. Total rules applied 177 place count 6512 transition count 11818
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 182 place count 6507 transition count 11813
Iterating global reduction 1 with 5 rules applied. Total rules applied 187 place count 6507 transition count 11813
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 192 place count 6502 transition count 11808
Iterating global reduction 1 with 5 rules applied. Total rules applied 197 place count 6502 transition count 11808
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 202 place count 6497 transition count 11803
Iterating global reduction 1 with 5 rules applied. Total rules applied 207 place count 6497 transition count 11803
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 209 place count 6495 transition count 11801
Iterating global reduction 1 with 2 rules applied. Total rules applied 211 place count 6495 transition count 11801
Applied a total of 211 rules in 6904 ms. Remains 6495 /6600 variables (removed 105) and now considering 11801/12100 (removed 299) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6905 ms. Remains : 6495/6600 places, 11801/12100 transitions.
[2023-03-08 07:17:21] [INFO ] Flatten gal took : 183 ms
[2023-03-08 07:17:21] [INFO ] Flatten gal took : 228 ms
[2023-03-08 07:17:21] [INFO ] Input system was already deterministic with 11801 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Graph (trivial) has 5645 edges and 6600 vertex of which 928 / 6600 are part of one of the 69 SCC in 2 ms
Free SCC test removed 859 places
Ensure Unique test removed 961 transitions
Reduce isomorphic transitions removed 961 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 1264 transitions
Trivial Post-agglo rules discarded 1264 transitions
Performed 1264 trivial Post agglomeration. Transition count delta: 1264
Iterating post reduction 0 with 1264 rules applied. Total rules applied 1265 place count 5740 transition count 9874
Reduce places removed 1264 places and 0 transitions.
Ensure Unique test removed 51 transitions
Reduce isomorphic transitions removed 51 transitions.
Drop transitions removed 101 transitions
Trivial Post-agglo rules discarded 101 transitions
Performed 101 trivial Post agglomeration. Transition count delta: 101
Iterating post reduction 1 with 1416 rules applied. Total rules applied 2681 place count 4476 transition count 9722
Reduce places removed 101 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 103 rules applied. Total rules applied 2784 place count 4375 transition count 9720
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 3 with 3 rules applied. Total rules applied 2787 place count 4374 transition count 9718
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 2789 place count 4372 transition count 9718
Performed 687 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 687 Pre rules applied. Total rules applied 2789 place count 4372 transition count 9031
Deduced a syphon composed of 687 places in 127 ms
Reduce places removed 687 places and 0 transitions.
Iterating global reduction 5 with 1374 rules applied. Total rules applied 4163 place count 3685 transition count 9031
Discarding 144 places :
Symmetric choice reduction at 5 with 144 rule applications. Total rules 4307 place count 3541 transition count 7573
Iterating global reduction 5 with 144 rules applied. Total rules applied 4451 place count 3541 transition count 7573
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Iterating post reduction 5 with 42 rules applied. Total rules applied 4493 place count 3541 transition count 7531
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 14 Pre rules applied. Total rules applied 4493 place count 3541 transition count 7517
Deduced a syphon composed of 14 places in 98 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 6 with 28 rules applied. Total rules applied 4521 place count 3527 transition count 7517
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 4522 place count 3526 transition count 7511
Iterating global reduction 6 with 1 rules applied. Total rules applied 4523 place count 3526 transition count 7511
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 4524 place count 3526 transition count 7510
Performed 1311 Post agglomeration using F-continuation condition.Transition count delta: 1311
Deduced a syphon composed of 1311 places in 1 ms
Reduce places removed 1311 places and 0 transitions.
Iterating global reduction 7 with 2622 rules applied. Total rules applied 7146 place count 2215 transition count 6199
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 7148 place count 2215 transition count 6197
Renaming transitions due to excessive name length > 1024 char.
Discarding 56 places :
Symmetric choice reduction at 8 with 56 rule applications. Total rules 7204 place count 2159 transition count 5302
Iterating global reduction 8 with 56 rules applied. Total rules applied 7260 place count 2159 transition count 5302
Ensure Unique test removed 52 transitions
Reduce isomorphic transitions removed 52 transitions.
Iterating post reduction 8 with 52 rules applied. Total rules applied 7312 place count 2159 transition count 5250
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 9 with 4 rules applied. Total rules applied 7316 place count 2157 transition count 5248
Discarding 1 places :
Symmetric choice reduction at 9 with 1 rule applications. Total rules 7317 place count 2156 transition count 5199
Iterating global reduction 9 with 1 rules applied. Total rules applied 7318 place count 2156 transition count 5199
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 9 with 1 rules applied. Total rules applied 7319 place count 2156 transition count 5198
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 10 with 11 rules applied. Total rules applied 7330 place count 2156 transition count 5187
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 10 with 5 rules applied. Total rules applied 7335 place count 2156 transition count 5182
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 11 with 5 rules applied. Total rules applied 7340 place count 2151 transition count 5182
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 12 with 1 rules applied. Total rules applied 7341 place count 2151 transition count 5182
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 12 with 1 rules applied. Total rules applied 7342 place count 2150 transition count 5181
Applied a total of 7342 rules in 1800 ms. Remains 2150 /6600 variables (removed 4450) and now considering 5181/12100 (removed 6919) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1800 ms. Remains : 2150/6600 places, 5181/12100 transitions.
[2023-03-08 07:17:23] [INFO ] Flatten gal took : 97 ms
[2023-03-08 07:17:23] [INFO ] Flatten gal took : 111 ms
[2023-03-08 07:17:24] [INFO ] Input system was already deterministic with 5181 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 6569 transition count 11973
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 6569 transition count 11973
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 82 place count 6549 transition count 11953
Iterating global reduction 0 with 20 rules applied. Total rules applied 102 place count 6549 transition count 11953
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 112 place count 6539 transition count 11846
Iterating global reduction 0 with 10 rules applied. Total rules applied 122 place count 6539 transition count 11846
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 128 place count 6533 transition count 11840
Iterating global reduction 0 with 6 rules applied. Total rules applied 134 place count 6533 transition count 11840
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 135 place count 6533 transition count 11839
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 140 place count 6528 transition count 11834
Iterating global reduction 1 with 5 rules applied. Total rules applied 145 place count 6528 transition count 11834
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 150 place count 6523 transition count 11829
Iterating global reduction 1 with 5 rules applied. Total rules applied 155 place count 6523 transition count 11829
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 159 place count 6519 transition count 11825
Iterating global reduction 1 with 4 rules applied. Total rules applied 163 place count 6519 transition count 11825
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 167 place count 6515 transition count 11821
Iterating global reduction 1 with 4 rules applied. Total rules applied 171 place count 6515 transition count 11821
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 175 place count 6511 transition count 11817
Iterating global reduction 1 with 4 rules applied. Total rules applied 179 place count 6511 transition count 11817
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 180 place count 6510 transition count 11816
Iterating global reduction 1 with 1 rules applied. Total rules applied 181 place count 6510 transition count 11816
Applied a total of 181 rules in 6896 ms. Remains 6510 /6600 variables (removed 90) and now considering 11816/12100 (removed 284) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6896 ms. Remains : 6510/6600 places, 11816/12100 transitions.
[2023-03-08 07:17:31] [INFO ] Flatten gal took : 192 ms
[2023-03-08 07:17:31] [INFO ] Flatten gal took : 215 ms
[2023-03-08 07:17:31] [INFO ] Input system was already deterministic with 11816 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 34 place count 6566 transition count 11970
Iterating global reduction 0 with 34 rules applied. Total rules applied 68 place count 6566 transition count 11970
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 90 place count 6544 transition count 11948
Iterating global reduction 0 with 22 rules applied. Total rules applied 112 place count 6544 transition count 11948
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 123 place count 6533 transition count 11840
Iterating global reduction 0 with 11 rules applied. Total rules applied 134 place count 6533 transition count 11840
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 141 place count 6526 transition count 11833
Iterating global reduction 0 with 7 rules applied. Total rules applied 148 place count 6526 transition count 11833
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 149 place count 6526 transition count 11832
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 155 place count 6520 transition count 11826
Iterating global reduction 1 with 6 rules applied. Total rules applied 161 place count 6520 transition count 11826
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 166 place count 6515 transition count 11821
Iterating global reduction 1 with 5 rules applied. Total rules applied 171 place count 6515 transition count 11821
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 175 place count 6511 transition count 11817
Iterating global reduction 1 with 4 rules applied. Total rules applied 179 place count 6511 transition count 11817
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 183 place count 6507 transition count 11813
Iterating global reduction 1 with 4 rules applied. Total rules applied 187 place count 6507 transition count 11813
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 191 place count 6503 transition count 11809
Iterating global reduction 1 with 4 rules applied. Total rules applied 195 place count 6503 transition count 11809
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 197 place count 6501 transition count 11807
Iterating global reduction 1 with 2 rules applied. Total rules applied 199 place count 6501 transition count 11807
Applied a total of 199 rules in 6831 ms. Remains 6501 /6600 variables (removed 99) and now considering 11807/12100 (removed 293) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6831 ms. Remains : 6501/6600 places, 11807/12100 transitions.
[2023-03-08 07:17:39] [INFO ] Flatten gal took : 193 ms
[2023-03-08 07:17:39] [INFO ] Flatten gal took : 212 ms
[2023-03-08 07:17:39] [INFO ] Input system was already deterministic with 11807 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 6569 transition count 11973
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 6569 transition count 11973
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 83 place count 6548 transition count 11952
Iterating global reduction 0 with 21 rules applied. Total rules applied 104 place count 6548 transition count 11952
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 116 place count 6536 transition count 11843
Iterating global reduction 0 with 12 rules applied. Total rules applied 128 place count 6536 transition count 11843
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 136 place count 6528 transition count 11835
Iterating global reduction 0 with 8 rules applied. Total rules applied 144 place count 6528 transition count 11835
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 145 place count 6528 transition count 11834
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 152 place count 6521 transition count 11827
Iterating global reduction 1 with 7 rules applied. Total rules applied 159 place count 6521 transition count 11827
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 165 place count 6515 transition count 11821
Iterating global reduction 1 with 6 rules applied. Total rules applied 171 place count 6515 transition count 11821
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 176 place count 6510 transition count 11816
Iterating global reduction 1 with 5 rules applied. Total rules applied 181 place count 6510 transition count 11816
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 186 place count 6505 transition count 11811
Iterating global reduction 1 with 5 rules applied. Total rules applied 191 place count 6505 transition count 11811
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 196 place count 6500 transition count 11806
Iterating global reduction 1 with 5 rules applied. Total rules applied 201 place count 6500 transition count 11806
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 203 place count 6498 transition count 11804
Iterating global reduction 1 with 2 rules applied. Total rules applied 205 place count 6498 transition count 11804
Applied a total of 205 rules in 6889 ms. Remains 6498 /6600 variables (removed 102) and now considering 11804/12100 (removed 296) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6889 ms. Remains : 6498/6600 places, 11804/12100 transitions.
[2023-03-08 07:17:46] [INFO ] Flatten gal took : 190 ms
[2023-03-08 07:17:47] [INFO ] Flatten gal took : 212 ms
[2023-03-08 07:17:47] [INFO ] Input system was already deterministic with 11804 transitions.
Starting structural reductions in LTL mode, iteration 0 : 6600/6600 places, 12100/12100 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 6569 transition count 11973
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 6569 transition count 11973
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 83 place count 6548 transition count 11952
Iterating global reduction 0 with 21 rules applied. Total rules applied 104 place count 6548 transition count 11952
Discarding 11 places :
Symmetric choice reduction at 0 with 11 rule applications. Total rules 115 place count 6537 transition count 11844
Iterating global reduction 0 with 11 rules applied. Total rules applied 126 place count 6537 transition count 11844
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 134 place count 6529 transition count 11836
Iterating global reduction 0 with 8 rules applied. Total rules applied 142 place count 6529 transition count 11836
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 143 place count 6529 transition count 11835
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 150 place count 6522 transition count 11828
Iterating global reduction 1 with 7 rules applied. Total rules applied 157 place count 6522 transition count 11828
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 163 place count 6516 transition count 11822
Iterating global reduction 1 with 6 rules applied. Total rules applied 169 place count 6516 transition count 11822
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 174 place count 6511 transition count 11817
Iterating global reduction 1 with 5 rules applied. Total rules applied 179 place count 6511 transition count 11817
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 184 place count 6506 transition count 11812
Iterating global reduction 1 with 5 rules applied. Total rules applied 189 place count 6506 transition count 11812
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 194 place count 6501 transition count 11807
Iterating global reduction 1 with 5 rules applied. Total rules applied 199 place count 6501 transition count 11807
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 201 place count 6499 transition count 11805
Iterating global reduction 1 with 2 rules applied. Total rules applied 203 place count 6499 transition count 11805
Applied a total of 203 rules in 6918 ms. Remains 6499 /6600 variables (removed 101) and now considering 11805/12100 (removed 295) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6918 ms. Remains : 6499/6600 places, 11805/12100 transitions.
[2023-03-08 07:17:54] [INFO ] Flatten gal took : 188 ms
[2023-03-08 07:17:54] [INFO ] Flatten gal took : 209 ms
[2023-03-08 07:17:55] [INFO ] Input system was already deterministic with 11805 transitions.
[2023-03-08 07:17:55] [INFO ] Flatten gal took : 206 ms
[2023-03-08 07:17:55] [INFO ] Flatten gal took : 215 ms
[2023-03-08 07:17:55] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 07:17:55] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 6600 places, 12100 transitions and 36479 arcs took 45 ms.
Total runtime 175491 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCflexbar-PT-4b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/365
CTLFireability

FORMULA DLCflexbar-PT-4b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4b-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678260588670

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/365/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/365/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/365/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-04: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-06: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-04: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-04: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-04: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-04: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 5.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 55 (type EXCL) for 15 DLCflexbar-PT-4b-CTLFireability-06
lola: time limit : 204 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 53 (type FNDP) for 15 DLCflexbar-PT-4b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 15 DLCflexbar-PT-4b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SRCH) for 15 DLCflexbar-PT-4b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 56 (type SRCH) for DLCflexbar-PT-4b-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 53 (type FNDP) for DLCflexbar-PT-4b-CTLFireability-06
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 55 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-06
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 54 (type EQUN) for DLCflexbar-PT-4b-CTLFireability-06 (obsolete)
lola: FINISHED task # 54 (type EQUN) for DLCflexbar-PT-4b-CTLFireability-06
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-04: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: LAUNCH task # 10 (type EXCL) for 9 DLCflexbar-PT-4b-CTLFireability-04
lola: time limit : 231 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-04
lola: result : true
lola: markings : 558
lola: fired transitions : 558
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 39 (type EXCL) for 38 DLCflexbar-PT-4b-CTLFireability-11
lola: time limit : 247 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 2/247 1/32 DLCflexbar-PT-4b-CTLFireability-11 1277 m, 255 m/sec, 27773 t fired, .

Time elapsed: 136 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 7/247 1/32 DLCflexbar-PT-4b-CTLFireability-11 7609 m, 1266 m/sec, 165943 t fired, .

Time elapsed: 141 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 12/247 1/32 DLCflexbar-PT-4b-CTLFireability-11 13991 m, 1276 m/sec, 298950 t fired, .

Time elapsed: 146 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 17/247 1/32 DLCflexbar-PT-4b-CTLFireability-11 20524 m, 1306 m/sec, 434916 t fired, .

Time elapsed: 151 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 22/247 1/32 DLCflexbar-PT-4b-CTLFireability-11 25910 m, 1077 m/sec, 546965 t fired, .

Time elapsed: 156 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 27/247 1/32 DLCflexbar-PT-4b-CTLFireability-11 34720 m, 1762 m/sec, 730382 t fired, .

Time elapsed: 161 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 1 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 32/247 1/32 DLCflexbar-PT-4b-CTLFireability-11 41433 m, 1342 m/sec, 869812 t fired, .

Time elapsed: 166 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 1 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 37/247 1/32 DLCflexbar-PT-4b-CTLFireability-11 49207 m, 1554 m/sec, 1031525 t fired, .

Time elapsed: 171 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 42/247 2/32 DLCflexbar-PT-4b-CTLFireability-11 75032 m, 5165 m/sec, 1468251 t fired, .

Time elapsed: 176 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 47/247 3/32 DLCflexbar-PT-4b-CTLFireability-11 111835 m, 7360 m/sec, 1980872 t fired, .

Time elapsed: 181 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 52/247 4/32 DLCflexbar-PT-4b-CTLFireability-11 146887 m, 7010 m/sec, 2491880 t fired, .

Time elapsed: 186 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 57/247 4/32 DLCflexbar-PT-4b-CTLFireability-11 179460 m, 6514 m/sec, 2998991 t fired, .

Time elapsed: 191 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 62/247 4/32 DLCflexbar-PT-4b-CTLFireability-11 211980 m, 6504 m/sec, 3506260 t fired, .

Time elapsed: 196 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 67/247 5/32 DLCflexbar-PT-4b-CTLFireability-11 244403 m, 6484 m/sec, 4011440 t fired, .

Time elapsed: 201 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 72/247 5/32 DLCflexbar-PT-4b-CTLFireability-11 276802 m, 6479 m/sec, 4516711 t fired, .

Time elapsed: 206 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 77/247 6/32 DLCflexbar-PT-4b-CTLFireability-11 309255 m, 6490 m/sec, 5022696 t fired, .

Time elapsed: 211 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 82/247 6/32 DLCflexbar-PT-4b-CTLFireability-11 341309 m, 6410 m/sec, 5524568 t fired, .

Time elapsed: 216 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 87/247 7/32 DLCflexbar-PT-4b-CTLFireability-11 373455 m, 6429 m/sec, 6025675 t fired, .

Time elapsed: 221 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 92/247 7/32 DLCflexbar-PT-4b-CTLFireability-11 405873 m, 6483 m/sec, 6531172 t fired, .

Time elapsed: 226 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 97/247 7/32 DLCflexbar-PT-4b-CTLFireability-11 438153 m, 6456 m/sec, 7034576 t fired, .

Time elapsed: 231 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 102/247 8/32 DLCflexbar-PT-4b-CTLFireability-11 470015 m, 6372 m/sec, 7534220 t fired, .

Time elapsed: 236 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 107/247 8/32 DLCflexbar-PT-4b-CTLFireability-11 502095 m, 6416 m/sec, 8034683 t fired, .

Time elapsed: 241 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 112/247 9/32 DLCflexbar-PT-4b-CTLFireability-11 534257 m, 6432 m/sec, 8535170 t fired, .

Time elapsed: 246 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 117/247 9/32 DLCflexbar-PT-4b-CTLFireability-11 566062 m, 6361 m/sec, 9032067 t fired, .

Time elapsed: 251 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 122/247 10/32 DLCflexbar-PT-4b-CTLFireability-11 597663 m, 6320 m/sec, 9529403 t fired, .

Time elapsed: 256 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 127/247 10/32 DLCflexbar-PT-4b-CTLFireability-11 629413 m, 6350 m/sec, 10024276 t fired, .

Time elapsed: 261 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 132/247 10/32 DLCflexbar-PT-4b-CTLFireability-11 661146 m, 6346 m/sec, 10520187 t fired, .

Time elapsed: 266 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 137/247 11/32 DLCflexbar-PT-4b-CTLFireability-11 692762 m, 6323 m/sec, 11017078 t fired, .

Time elapsed: 271 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 142/247 11/32 DLCflexbar-PT-4b-CTLFireability-11 724226 m, 6292 m/sec, 11510699 t fired, .

Time elapsed: 276 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 147/247 12/32 DLCflexbar-PT-4b-CTLFireability-11 755584 m, 6271 m/sec, 12000208 t fired, .

Time elapsed: 281 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 152/247 12/32 DLCflexbar-PT-4b-CTLFireability-11 791945 m, 7272 m/sec, 12506088 t fired, .

Time elapsed: 286 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 157/247 13/32 DLCflexbar-PT-4b-CTLFireability-11 831413 m, 7893 m/sec, 13017439 t fired, .

Time elapsed: 291 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 162/247 14/32 DLCflexbar-PT-4b-CTLFireability-11 870793 m, 7876 m/sec, 13528028 t fired, .

Time elapsed: 296 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 167/247 14/32 DLCflexbar-PT-4b-CTLFireability-11 909950 m, 7831 m/sec, 14037010 t fired, .

Time elapsed: 301 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 172/247 15/32 DLCflexbar-PT-4b-CTLFireability-11 949032 m, 7816 m/sec, 14543418 t fired, .

Time elapsed: 306 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 177/247 15/32 DLCflexbar-PT-4b-CTLFireability-11 988295 m, 7852 m/sec, 15053259 t fired, .

Time elapsed: 311 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 182/247 16/32 DLCflexbar-PT-4b-CTLFireability-11 1027215 m, 7784 m/sec, 15559650 t fired, .

Time elapsed: 316 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 187/247 17/32 DLCflexbar-PT-4b-CTLFireability-11 1066208 m, 7798 m/sec, 16067374 t fired, .

Time elapsed: 321 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 192/247 17/32 DLCflexbar-PT-4b-CTLFireability-11 1105446 m, 7847 m/sec, 16580355 t fired, .

Time elapsed: 326 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 197/247 18/32 DLCflexbar-PT-4b-CTLFireability-11 1144565 m, 7823 m/sec, 17090275 t fired, .

Time elapsed: 331 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 202/247 18/32 DLCflexbar-PT-4b-CTLFireability-11 1183681 m, 7823 m/sec, 17599591 t fired, .

Time elapsed: 336 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 207/247 19/32 DLCflexbar-PT-4b-CTLFireability-11 1222897 m, 7843 m/sec, 18111141 t fired, .

Time elapsed: 341 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 212/247 20/32 DLCflexbar-PT-4b-CTLFireability-11 1262241 m, 7868 m/sec, 18625785 t fired, .

Time elapsed: 346 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 217/247 20/32 DLCflexbar-PT-4b-CTLFireability-11 1301327 m, 7817 m/sec, 19136683 t fired, .

Time elapsed: 351 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 222/247 21/32 DLCflexbar-PT-4b-CTLFireability-11 1340531 m, 7840 m/sec, 19648521 t fired, .

Time elapsed: 356 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 227/247 21/32 DLCflexbar-PT-4b-CTLFireability-11 1380031 m, 7900 m/sec, 20163114 t fired, .

Time elapsed: 361 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 232/247 22/32 DLCflexbar-PT-4b-CTLFireability-11 1419209 m, 7835 m/sec, 20674131 t fired, .

Time elapsed: 366 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 237/247 23/32 DLCflexbar-PT-4b-CTLFireability-11 1458440 m, 7846 m/sec, 21186473 t fired, .

Time elapsed: 371 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 242/247 23/32 DLCflexbar-PT-4b-CTLFireability-11 1499642 m, 8240 m/sec, 21696136 t fired, .

Time elapsed: 376 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 247/247 24/32 DLCflexbar-PT-4b-CTLFireability-11 1550113 m, 10094 m/sec, 22190567 t fired, .

Time elapsed: 381 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 39 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-11 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 386 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 51 (type EXCL) for 50 DLCflexbar-PT-4b-CTLFireability-15
lola: time limit : 247 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 39 (type EXCL) for 38 DLCflexbar-PT-4b-CTLFireability-11
lola: time limit : 3214 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/3214 1/5 DLCflexbar-PT-4b-CTLFireability-11 24347 m, -305153 m/sec, 514652 t fired, .
51 CTL EXCL 5/247 8/32 DLCflexbar-PT-4b-CTLFireability-15 117674 m, 23534 m/sec, 128314 t fired, .

Time elapsed: 391 secs. Pages in use: 25
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/3214 1/5 DLCflexbar-PT-4b-CTLFireability-11 49009 m, 4932 m/sec, 1027459 t fired, .
51 CTL EXCL 10/229 17/32 DLCflexbar-PT-4b-CTLFireability-15 240437 m, 24552 m/sec, 260811 t fired, .

Time elapsed: 396 secs. Pages in use: 25
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/3214 2/5 DLCflexbar-PT-4b-CTLFireability-11 80078 m, 6213 m/sec, 1538810 t fired, .
51 CTL EXCL 15/229 24/32 DLCflexbar-PT-4b-CTLFireability-15 361345 m, 24181 m/sec, 392327 t fired, .

Time elapsed: 401 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/3214 3/5 DLCflexbar-PT-4b-CTLFireability-11 116727 m, 7329 m/sec, 2048061 t fired, .
51 CTL EXCL 20/229 31/32 DLCflexbar-PT-4b-CTLFireability-15 481912 m, 24113 m/sec, 523362 t fired, .

Time elapsed: 406 secs. Pages in use: 34
# running tasks: 2 of 4 Visible: 15
lola: CANCELED task # 51 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/3214 4/5 DLCflexbar-PT-4b-CTLFireability-11 151249 m, 6904 m/sec, 2559527 t fired, .

Time elapsed: 411 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/247 4/5 DLCflexbar-PT-4b-CTLFireability-11 183868 m, 6523 m/sec, 3067962 t fired, .

Time elapsed: 416 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/247 4/5 DLCflexbar-PT-4b-CTLFireability-11 216357 m, 6497 m/sec, 3574128 t fired, .

Time elapsed: 421 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/247 5/5 DLCflexbar-PT-4b-CTLFireability-11 248514 m, 6431 m/sec, 4076117 t fired, .

Time elapsed: 426 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/247 5/5 DLCflexbar-PT-4b-CTLFireability-11 280682 m, 6433 m/sec, 4577054 t fired, .

Time elapsed: 431 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 39 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 436 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 48 (type EXCL) for 47 DLCflexbar-PT-4b-CTLFireability-14
lola: time limit : 263 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/263 4/32 DLCflexbar-PT-4b-CTLFireability-14 74011 m, 14802 m/sec, 79976 t fired, .

Time elapsed: 441 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/263 9/32 DLCflexbar-PT-4b-CTLFireability-14 149162 m, 15030 m/sec, 161681 t fired, .

Time elapsed: 446 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/263 12/32 DLCflexbar-PT-4b-CTLFireability-14 223267 m, 14821 m/sec, 242247 t fired, .

Time elapsed: 451 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/263 16/32 DLCflexbar-PT-4b-CTLFireability-14 299768 m, 15300 m/sec, 325297 t fired, .

Time elapsed: 456 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/263 20/32 DLCflexbar-PT-4b-CTLFireability-14 377461 m, 15538 m/sec, 409735 t fired, .

Time elapsed: 461 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/263 24/32 DLCflexbar-PT-4b-CTLFireability-14 455171 m, 15542 m/sec, 494944 t fired, .

Time elapsed: 466 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/263 28/32 DLCflexbar-PT-4b-CTLFireability-14 534193 m, 15804 m/sec, 582125 t fired, .

Time elapsed: 471 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/263 32/32 DLCflexbar-PT-4b-CTLFireability-14 613375 m, 15836 m/sec, 670302 t fired, .

Time elapsed: 476 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 48 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 481 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 45 (type EXCL) for 44 DLCflexbar-PT-4b-CTLFireability-13
lola: time limit : 283 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/283 9/32 DLCflexbar-PT-4b-CTLFireability-13 120950 m, 24190 m/sec, 131755 t fired, .

Time elapsed: 486 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/283 17/32 DLCflexbar-PT-4b-CTLFireability-13 243826 m, 24575 m/sec, 264327 t fired, .

Time elapsed: 491 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/283 24/32 DLCflexbar-PT-4b-CTLFireability-13 365210 m, 24276 m/sec, 396210 t fired, .

Time elapsed: 496 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 45 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 501 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 42 (type EXCL) for 41 DLCflexbar-PT-4b-CTLFireability-12
lola: time limit : 309 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/309 8/32 DLCflexbar-PT-4b-CTLFireability-12 135882 m, 27176 m/sec, 136578 t fired, .

Time elapsed: 506 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/309 16/32 DLCflexbar-PT-4b-CTLFireability-12 263629 m, 25549 m/sec, 264655 t fired, .

Time elapsed: 511 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/309 20/32 DLCflexbar-PT-4b-CTLFireability-12 377815 m, 22837 m/sec, 379071 t fired, .

Time elapsed: 516 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/309 23/32 DLCflexbar-PT-4b-CTLFireability-12 477649 m, 19966 m/sec, 479101 t fired, .

Time elapsed: 521 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/309 26/32 DLCflexbar-PT-4b-CTLFireability-12 602662 m, 25002 m/sec, 604516 t fired, .

Time elapsed: 526 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 42 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 531 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 36 (type EXCL) for 31 DLCflexbar-PT-4b-CTLFireability-10
lola: time limit : 341 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-10
lola: result : true
lola: markings : 3001
lola: fired transitions : 3140
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 31 DLCflexbar-PT-4b-CTLFireability-10
lola: time limit : 383 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-10
lola: result : true
lola: markings : 2943
lola: fired transitions : 5887
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 DLCflexbar-PT-4b-CTLFireability-09
lola: time limit : 438 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-09
lola: result : false
lola: markings : 2944
lola: fired transitions : 2944
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 DLCflexbar-PT-4b-CTLFireability-08
lola: time limit : 511 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/511 8/32 DLCflexbar-PT-4b-CTLFireability-08 109262 m, 21852 m/sec, 118978 t fired, .

Time elapsed: 536 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/511 16/32 DLCflexbar-PT-4b-CTLFireability-08 230149 m, 24177 m/sec, 249799 t fired, .

Time elapsed: 541 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/511 23/32 DLCflexbar-PT-4b-CTLFireability-08 350780 m, 24126 m/sec, 380772 t fired, .

Time elapsed: 546 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/511 31/32 DLCflexbar-PT-4b-CTLFireability-08 471932 m, 24230 m/sec, 512537 t fired, .

Time elapsed: 551 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 26 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 556 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 23 (type EXCL) for 22 DLCflexbar-PT-4b-CTLFireability-07
lola: time limit : 608 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/608 9/32 DLCflexbar-PT-4b-CTLFireability-07 122589 m, 24517 m/sec, 133577 t fired, .

Time elapsed: 561 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/608 17/32 DLCflexbar-PT-4b-CTLFireability-07 245456 m, 24573 m/sec, 266189 t fired, .

Time elapsed: 566 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/608 24/32 DLCflexbar-PT-4b-CTLFireability-07 366337 m, 24176 m/sec, 397820 t fired, .

Time elapsed: 571 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/608 32/32 DLCflexbar-PT-4b-CTLFireability-07 487822 m, 24297 m/sec, 529722 t fired, .

Time elapsed: 576 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 23 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 581 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 13 (type EXCL) for 12 DLCflexbar-PT-4b-CTLFireability-05
lola: time limit : 754 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/754 9/32 DLCflexbar-PT-4b-CTLFireability-05 121385 m, 24277 m/sec, 132678 t fired, .

Time elapsed: 586 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/754 17/32 DLCflexbar-PT-4b-CTLFireability-05 243822 m, 24487 m/sec, 264845 t fired, .

Time elapsed: 591 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/754 24/32 DLCflexbar-PT-4b-CTLFireability-05 364976 m, 24230 m/sec, 396686 t fired, .

Time elapsed: 596 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/754 32/32 DLCflexbar-PT-4b-CTLFireability-05 485861 m, 24177 m/sec, 528008 t fired, .

Time elapsed: 601 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 13 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 606 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 7 (type EXCL) for 6 DLCflexbar-PT-4b-CTLFireability-03
lola: time limit : 998 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-03
lola: result : true
lola: markings : 2942
lola: fired transitions : 5884
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-4b-CTLFireability-02
lola: time limit : 1497 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1497 3/32 DLCflexbar-PT-4b-CTLFireability-02 36250 m, 7250 m/sec, 111556 t fired, .

Time elapsed: 611 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1497 4/32 DLCflexbar-PT-4b-CTLFireability-02 74852 m, 7720 m/sec, 230608 t fired, .

Time elapsed: 616 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/1497 7/32 DLCflexbar-PT-4b-CTLFireability-02 113408 m, 7711 m/sec, 349647 t fired, .

Time elapsed: 621 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/1497 9/32 DLCflexbar-PT-4b-CTLFireability-02 152117 m, 7741 m/sec, 469114 t fired, .

Time elapsed: 626 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/1497 11/32 DLCflexbar-PT-4b-CTLFireability-02 190640 m, 7704 m/sec, 588021 t fired, .

Time elapsed: 631 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/1497 13/32 DLCflexbar-PT-4b-CTLFireability-02 229386 m, 7749 m/sec, 707617 t fired, .

Time elapsed: 636 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/1497 15/32 DLCflexbar-PT-4b-CTLFireability-02 268319 m, 7786 m/sec, 827867 t fired, .

Time elapsed: 641 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/1497 16/32 DLCflexbar-PT-4b-CTLFireability-02 307626 m, 7861 m/sec, 949081 t fired, .

Time elapsed: 646 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/1497 18/32 DLCflexbar-PT-4b-CTLFireability-02 347027 m, 7880 m/sec, 1070671 t fired, .

Time elapsed: 651 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/1497 20/32 DLCflexbar-PT-4b-CTLFireability-02 386233 m, 7841 m/sec, 1191744 t fired, .

Time elapsed: 656 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/1497 22/32 DLCflexbar-PT-4b-CTLFireability-02 425471 m, 7847 m/sec, 1313338 t fired, .

Time elapsed: 661 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/1497 24/32 DLCflexbar-PT-4b-CTLFireability-02 465300 m, 7965 m/sec, 1436510 t fired, .

Time elapsed: 666 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/1497 26/32 DLCflexbar-PT-4b-CTLFireability-02 504846 m, 7909 m/sec, 1558984 t fired, .

Time elapsed: 671 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/1497 29/32 DLCflexbar-PT-4b-CTLFireability-02 543917 m, 7814 m/sec, 1679570 t fired, .

Time elapsed: 676 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/1497 30/32 DLCflexbar-PT-4b-CTLFireability-02 571117 m, 5440 m/sec, 1764021 t fired, .

Time elapsed: 681 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/1497 31/32 DLCflexbar-PT-4b-CTLFireability-02 598473 m, 5471 m/sec, 1849004 t fired, .

Time elapsed: 686 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 4 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-02
lola: result : true
lola: markings : 616645
lola: fired transitions : 1905372
lola: time used : 83.000000
lola: memory pages used : 31
lola: LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-4b-CTLFireability-00
lola: time limit : 2911 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-02: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 2/2911 3/32 DLCflexbar-PT-4b-CTLFireability-00 37130 m, 7426 m/sec, 39987 t fired, .

Time elapsed: 691 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-02: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 7/2911 11/32 DLCflexbar-PT-4b-CTLFireability-00 158610 m, 24296 m/sec, 172526 t fired, .

Time elapsed: 696 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-02: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 12/2911 19/32 DLCflexbar-PT-4b-CTLFireability-00 281491 m, 24576 m/sec, 305432 t fired, .

Time elapsed: 701 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-02: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 17/2911 27/32 DLCflexbar-PT-4b-CTLFireability-00 401497 m, 24001 m/sec, 436493 t fired, .

Time elapsed: 706 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for DLCflexbar-PT-4b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-02: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-4b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 711 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4b-CTLFireability-00: CTL unknown AGGR
DLCflexbar-PT-4b-CTLFireability-02: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-4b-CTLFireability-04: EG true state space / EG
DLCflexbar-PT-4b-CTLFireability-05: CTL unknown AGGR
DLCflexbar-PT-4b-CTLFireability-06: DISJ true findpath
DLCflexbar-PT-4b-CTLFireability-07: CTL unknown AGGR
DLCflexbar-PT-4b-CTLFireability-08: CTL unknown AGGR
DLCflexbar-PT-4b-CTLFireability-09: CTL false CTL model checker
DLCflexbar-PT-4b-CTLFireability-10: CONJ true CONJ
DLCflexbar-PT-4b-CTLFireability-11: CTL unknown AGGR
DLCflexbar-PT-4b-CTLFireability-12: CTL unknown AGGR
DLCflexbar-PT-4b-CTLFireability-13: CTL unknown AGGR
DLCflexbar-PT-4b-CTLFireability-14: CTL unknown AGGR
DLCflexbar-PT-4b-CTLFireability-15: CTL unknown AGGR


Time elapsed: 711 secs. Pages in use: 35

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-4b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCflexbar-PT-4b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478400546"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-4b.tgz
mv DLCflexbar-PT-4b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;