Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478400534.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCflexbar-PT-3b, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478400534
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.9M
-rw-r--r-- 1 mcc users 6.0K Feb 25 15:03 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 25 15:03 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 15:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 15:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Feb 25 15:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 25 15:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 15:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 25 15:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.5M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-00
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-01
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-02
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-03
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-04
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-05
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-06
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-07
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-08
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-09
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-10
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-11
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-12
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-13
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-14
FORMULA_NAME DLCflexbar-PT-3b-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678259452967

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-3b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 07:10:54] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-08 07:10:54] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 07:10:54] [INFO ] Load time of PNML (sax parser for PT used): 262 ms
[2023-03-08 07:10:54] [INFO ] Transformed 7245 places.
[2023-03-08 07:10:54] [INFO ] Transformed 10555 transitions.
[2023-03-08 07:10:54] [INFO ] Found NUPN structural information;
[2023-03-08 07:10:55] [INFO ] Parsed PT model containing 7245 places and 10555 transitions and 28284 arcs in 594 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 23 ms.
Working with output stream class java.io.PrintStream
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 431 ms. (steps per millisecond=23 ) properties (out of 12) seen :6
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
// Phase 1: matrix 10555 rows 7245 cols
[2023-03-08 07:10:56] [INFO ] Computed 355 place invariants in 91 ms
[2023-03-08 07:10:58] [INFO ] After 1811ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-08 07:11:00] [INFO ] [Nat]Absence check using 355 positive place invariants in 503 ms returned sat
[2023-03-08 07:11:08] [INFO ] After 8297ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-08 07:11:13] [INFO ] Deduced a trap composed of 117 places in 4302 ms of which 14 ms to minimize.
[2023-03-08 07:11:17] [INFO ] Deduced a trap composed of 143 places in 3814 ms of which 6 ms to minimize.
[2023-03-08 07:11:21] [INFO ] Deduced a trap composed of 106 places in 3668 ms of which 4 ms to minimize.
[2023-03-08 07:11:25] [INFO ] Deduced a trap composed of 103 places in 3639 ms of which 6 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:902)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-08 07:11:25] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-08 07:11:25] [INFO ] After 27525ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:6
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-01 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-06 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-12 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 3 properties in 243 ms.
Support contains 31 out of 7245 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 7245/7245 places, 10555/10555 transitions.
Graph (trivial) has 6730 edges and 7245 vertex of which 690 / 7245 are part of one of the 49 SCC in 19 ms
Free SCC test removed 641 places
Drop transitions removed 723 transitions
Reduce isomorphic transitions removed 723 transitions.
Drop transitions removed 3338 transitions
Trivial Post-agglo rules discarded 3338 transitions
Performed 3338 trivial Post agglomeration. Transition count delta: 3338
Iterating post reduction 0 with 3338 rules applied. Total rules applied 3339 place count 6604 transition count 6494
Reduce places removed 3338 places and 0 transitions.
Ensure Unique test removed 100 transitions
Reduce isomorphic transitions removed 100 transitions.
Drop transitions removed 93 transitions
Trivial Post-agglo rules discarded 93 transitions
Performed 93 trivial Post agglomeration. Transition count delta: 93
Iterating post reduction 1 with 3531 rules applied. Total rules applied 6870 place count 3266 transition count 6301
Reduce places removed 93 places and 0 transitions.
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Drop transitions removed 26 transitions
Trivial Post-agglo rules discarded 26 transitions
Performed 26 trivial Post agglomeration. Transition count delta: 26
Iterating post reduction 2 with 146 rules applied. Total rules applied 7016 place count 3173 transition count 6248
Reduce places removed 26 places and 0 transitions.
Performed 21 Post agglomeration using F-continuation condition.Transition count delta: 21
Iterating post reduction 3 with 47 rules applied. Total rules applied 7063 place count 3147 transition count 6227
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 25 rules applied. Total rules applied 7088 place count 3126 transition count 6223
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 7089 place count 3125 transition count 6223
Performed 42 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 42 Pre rules applied. Total rules applied 7089 place count 3125 transition count 6181
Deduced a syphon composed of 42 places in 50 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 6 with 84 rules applied. Total rules applied 7173 place count 3083 transition count 6181
Discarding 848 places :
Symmetric choice reduction at 6 with 848 rule applications. Total rules 8021 place count 2235 transition count 5333
Iterating global reduction 6 with 848 rules applied. Total rules applied 8869 place count 2235 transition count 5333
Performed 344 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 344 Pre rules applied. Total rules applied 8869 place count 2235 transition count 4989
Deduced a syphon composed of 344 places in 45 ms
Reduce places removed 344 places and 0 transitions.
Iterating global reduction 6 with 688 rules applied. Total rules applied 9557 place count 1891 transition count 4989
Discarding 85 places :
Symmetric choice reduction at 6 with 85 rule applications. Total rules 9642 place count 1806 transition count 3636
Iterating global reduction 6 with 85 rules applied. Total rules applied 9727 place count 1806 transition count 3636
Ensure Unique test removed 61 transitions
Reduce isomorphic transitions removed 61 transitions.
Iterating post reduction 6 with 61 rules applied. Total rules applied 9788 place count 1806 transition count 3575
Performed 459 Post agglomeration using F-continuation condition with reduction of 5 identical transitions.
Deduced a syphon composed of 459 places in 4 ms
Reduce places removed 459 places and 0 transitions.
Iterating global reduction 7 with 918 rules applied. Total rules applied 10706 place count 1347 transition count 3111
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 7 with 4 rules applied. Total rules applied 10710 place count 1347 transition count 3107
Renaming transitions due to excessive name length > 1024 char.
Discarding 1 places :
Symmetric choice reduction at 8 with 1 rule applications. Total rules 10711 place count 1346 transition count 3073
Iterating global reduction 8 with 1 rules applied. Total rules applied 10712 place count 1346 transition count 3073
Performed 101 Post agglomeration using F-continuation condition with reduction of 135 identical transitions.
Deduced a syphon composed of 101 places in 1 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 8 with 202 rules applied. Total rules applied 10914 place count 1245 transition count 3559
Drop transitions removed 13 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 8 with 15 rules applied. Total rules applied 10929 place count 1245 transition count 3544
Discarding 29 places :
Symmetric choice reduction at 9 with 29 rule applications. Total rules 10958 place count 1216 transition count 3250
Iterating global reduction 9 with 29 rules applied. Total rules applied 10987 place count 1216 transition count 3250
Ensure Unique test removed 136 transitions
Reduce isomorphic transitions removed 136 transitions.
Iterating post reduction 9 with 136 rules applied. Total rules applied 11123 place count 1216 transition count 3114
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: -75
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 10 with 18 rules applied. Total rules applied 11141 place count 1207 transition count 3189
Drop transitions removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 10 with 15 rules applied. Total rules applied 11156 place count 1207 transition count 3174
Drop transitions removed 50 transitions
Redundant transition composition rules discarded 50 transitions
Iterating global reduction 11 with 50 rules applied. Total rules applied 11206 place count 1207 transition count 3124
Discarding 6 places :
Symmetric choice reduction at 11 with 6 rule applications. Total rules 11212 place count 1201 transition count 3118
Iterating global reduction 11 with 6 rules applied. Total rules applied 11218 place count 1201 transition count 3118
Discarding 6 places :
Symmetric choice reduction at 11 with 6 rule applications. Total rules 11224 place count 1195 transition count 2908
Iterating global reduction 11 with 6 rules applied. Total rules applied 11230 place count 1195 transition count 2908
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 11 with 6 rules applied. Total rules applied 11236 place count 1195 transition count 2902
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 2 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 12 with 12 rules applied. Total rules applied 11248 place count 1189 transition count 2896
Discarding 5 places :
Symmetric choice reduction at 12 with 5 rule applications. Total rules 11253 place count 1184 transition count 2721
Iterating global reduction 12 with 5 rules applied. Total rules applied 11258 place count 1184 transition count 2721
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 12 with 5 rules applied. Total rules applied 11263 place count 1184 transition count 2716
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -28
Deduced a syphon composed of 3 places in 2 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 13 with 6 rules applied. Total rules applied 11269 place count 1181 transition count 2744
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 13 with 4 rules applied. Total rules applied 11273 place count 1181 transition count 2740
Drop transitions removed 13 transitions
Redundant transition composition rules discarded 13 transitions
Iterating global reduction 14 with 13 rules applied. Total rules applied 11286 place count 1181 transition count 2727
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -13
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 11288 place count 1180 transition count 2740
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 14 with 1 rules applied. Total rules applied 11289 place count 1180 transition count 2739
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 15 with 1 rules applied. Total rules applied 11290 place count 1180 transition count 2738
Free-agglomeration rule applied 707 times with reduction of 433 identical transitions.
Iterating global reduction 15 with 707 rules applied. Total rules applied 11997 place count 1180 transition count 1598
Reduce places removed 707 places and 0 transitions.
Drop transitions removed 780 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 782 transitions.
Graph (complete) has 1239 edges and 473 vertex of which 372 are kept as prefixes of interest. Removing 101 places using SCC suffix rule.2 ms
Discarding 101 places :
Also discarding 77 output transitions
Drop transitions removed 77 transitions
Iterating post reduction 15 with 1490 rules applied. Total rules applied 13487 place count 372 transition count 739
Drop transitions removed 34 transitions
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 48 transitions.
Iterating post reduction 16 with 48 rules applied. Total rules applied 13535 place count 372 transition count 691
Discarding 124 places :
Symmetric choice reduction at 17 with 124 rule applications. Total rules 13659 place count 248 transition count 493
Iterating global reduction 17 with 124 rules applied. Total rules applied 13783 place count 248 transition count 493
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 17 with 1 rules applied. Total rules applied 13784 place count 248 transition count 492
Drop transitions removed 39 transitions
Redundant transition composition rules discarded 39 transitions
Iterating global reduction 18 with 39 rules applied. Total rules applied 13823 place count 248 transition count 453
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 18 with 3 rules applied. Total rules applied 13826 place count 245 transition count 453
Discarding 25 places :
Symmetric choice reduction at 19 with 25 rule applications. Total rules 13851 place count 220 transition count 415
Iterating global reduction 19 with 25 rules applied. Total rules applied 13876 place count 220 transition count 415
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 19 with 2 rules applied. Total rules applied 13878 place count 219 transition count 414
Discarding 1 places :
Symmetric choice reduction at 19 with 1 rule applications. Total rules 13879 place count 218 transition count 390
Iterating global reduction 19 with 1 rules applied. Total rules applied 13880 place count 218 transition count 390
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 19 with 1 rules applied. Total rules applied 13881 place count 218 transition count 389
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 19 with 1 rules applied. Total rules applied 13882 place count 218 transition count 406
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 19 with 19 rules applied. Total rules applied 13901 place count 217 transition count 388
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 20 with 3 rules applied. Total rules applied 13904 place count 217 transition count 388
Applied a total of 13904 rules in 2414 ms. Remains 217 /7245 variables (removed 7028) and now considering 388/10555 (removed 10167) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2415 ms. Remains : 217/7245 places, 388/10555 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 71 ms. (steps per millisecond=140 ) properties (out of 3) seen :2
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 07:11:28] [INFO ] Flow matrix only has 231 transitions (discarded 157 similar events)
// Phase 1: matrix 231 rows 217 cols
[2023-03-08 07:11:28] [INFO ] Computed 116 place invariants in 12 ms
[2023-03-08 07:11:28] [INFO ] After 42ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 07:11:28] [INFO ] [Nat]Absence check using 116 positive place invariants in 16 ms returned sat
[2023-03-08 07:11:28] [INFO ] After 71ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 07:11:28] [INFO ] State equation strengthened by 92 read => feed constraints.
[2023-03-08 07:11:28] [INFO ] After 27ms SMT Verify possible using 92 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 07:11:28] [INFO ] After 53ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 18 ms.
[2023-03-08 07:11:28] [INFO ] After 213ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 14 out of 217 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 217/217 places, 388/388 transitions.
Graph (trivial) has 45 edges and 217 vertex of which 6 / 217 are part of one of the 2 SCC in 0 ms
Free SCC test removed 4 places
Drop transitions removed 6 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 8 transitions.
Graph (complete) has 585 edges and 213 vertex of which 155 are kept as prefixes of interest. Removing 58 places using SCC suffix rule.1 ms
Discarding 58 places :
Also discarding 77 output transitions
Drop transitions removed 77 transitions
Drop transitions removed 38 transitions
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 51 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 53 rules applied. Total rules applied 55 place count 155 transition count 250
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 57 place count 153 transition count 250
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 57 place count 153 transition count 249
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 59 place count 152 transition count 249
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 76 place count 135 transition count 219
Iterating global reduction 2 with 17 rules applied. Total rules applied 93 place count 135 transition count 219
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 2 with 12 rules applied. Total rules applied 105 place count 129 transition count 213
Drop transitions removed 5 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 111 place count 129 transition count 207
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 114 place count 126 transition count 202
Iterating global reduction 3 with 3 rules applied. Total rules applied 117 place count 126 transition count 202
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 121 place count 124 transition count 204
Drop transitions removed 2 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 125 place count 124 transition count 200
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 4 with 2 rules applied. Total rules applied 127 place count 124 transition count 198
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 128 place count 123 transition count 195
Iterating global reduction 4 with 1 rules applied. Total rules applied 129 place count 123 transition count 195
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 131 place count 122 transition count 194
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 132 place count 121 transition count 176
Iterating global reduction 4 with 1 rules applied. Total rules applied 133 place count 121 transition count 176
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 134 place count 121 transition count 175
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 5 with 4 rules applied. Total rules applied 138 place count 121 transition count 171
Free-agglomeration rule applied 1 times.
Iterating global reduction 5 with 1 rules applied. Total rules applied 139 place count 121 transition count 170
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Graph (complete) has 279 edges and 120 vertex of which 89 are kept as prefixes of interest. Removing 31 places using SCC suffix rule.0 ms
Discarding 31 places :
Also discarding 29 output transitions
Drop transitions removed 29 transitions
Iterating post reduction 5 with 15 rules applied. Total rules applied 154 place count 89 transition count 128
Drop transitions removed 7 transitions
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 25 transitions.
Iterating post reduction 6 with 25 rules applied. Total rules applied 179 place count 89 transition count 103
Discarding 7 places :
Symmetric choice reduction at 7 with 7 rule applications. Total rules 186 place count 82 transition count 92
Iterating global reduction 7 with 7 rules applied. Total rules applied 193 place count 82 transition count 92
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -2
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 195 place count 81 transition count 94
Drop transitions removed 6 transitions
Redundant transition composition rules discarded 6 transitions
Iterating global reduction 7 with 6 rules applied. Total rules applied 201 place count 81 transition count 88
Applied a total of 201 rules in 35 ms. Remains 81 /217 variables (removed 136) and now considering 88/388 (removed 300) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 36 ms. Remains : 81/217 places, 88/388 transitions.
Finished random walk after 8665 steps, including 2 resets, run visited all 1 properties in 21 ms. (steps per millisecond=412 )
FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
All properties solved without resorting to model-checking.
Total runtime 34231 ms.
starting LoLA
BK_INPUT DLCflexbar-PT-3b
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678259620138

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-01: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-02: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-08: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-11: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-01: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-03: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-07: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-08: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-11: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 53 (type EXCL) for 0 DLCflexbar-PT-3b-ReachabilityCardinality-00
lola: time limit : 184 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type FNDP) for 0 DLCflexbar-PT-3b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 0 DLCflexbar-PT-3b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SRCH) for 0 DLCflexbar-PT-3b-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 53 (type EXCL) for DLCflexbar-PT-3b-ReachabilityCardinality-00
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 49 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 50 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 52 (type SRCH) for DLCflexbar-PT-3b-ReachabilityCardinality-00 (obsolete)
lola: FINISHED task # 49 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-00
lola: result : unknown
lola: fired transitions : 319
lola: tried executions : 161
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.

lola: FINISHED task # 50 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-00
lola: result : false
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 73 (type EXCL) for 39 DLCflexbar-PT-3b-ReachabilityCardinality-13
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type FNDP) for 39 DLCflexbar-PT-3b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type EQUN) for 39 DLCflexbar-PT-3b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SRCH) for 39 DLCflexbar-PT-3b-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 60 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-13
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 61 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-13 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 72 (type SRCH) for DLCflexbar-PT-3b-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 73 (type EXCL) for DLCflexbar-PT-3b-ReachabilityCardinality-13 (obsolete)
lola: LAUNCH task # 90 (type EXCL) for 12 DLCflexbar-PT-3b-ReachabilityCardinality-04
lola: time limit : 249 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 94 (type FNDP) for 30 DLCflexbar-PT-3b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type EQUN) for 30 DLCflexbar-PT-3b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 97 (type SRCH) for 30 DLCflexbar-PT-3b-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 94 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-10
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 95 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 97 (type SRCH) for DLCflexbar-PT-3b-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 87 (type FNDP) for 42 DLCflexbar-PT-3b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type EQUN) for 42 DLCflexbar-PT-3b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 105 (type SRCH) for 42 DLCflexbar-PT-3b-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-61.sara.
lola: FINISHED task # 87 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-14
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 103 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 105 (type SRCH) for DLCflexbar-PT-3b-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 70 (type FNDP) for 33 DLCflexbar-PT-3b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type EQUN) for 33 DLCflexbar-PT-3b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SRCH) for 33 DLCflexbar-PT-3b-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-95.sara.
lola: FINISHED task # 100 (type SRCH) for DLCflexbar-PT-3b-ReachabilityCardinality-11
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 70 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 84 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 64 (type FNDP) for 9 DLCflexbar-PT-3b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 9 DLCflexbar-PT-3b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH) for 9 DLCflexbar-PT-3b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 70 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-11
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-103.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-84.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-65.sara.
lola: Created skeleton in 2.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-ReachabilityCardinality-00: AG true tandem / relaxed
DLCflexbar-PT-3b-ReachabilityCardinality-10: EF true findpath
DLCflexbar-PT-3b-ReachabilityCardinality-11: AG false tandem / insertion
DLCflexbar-PT-3b-ReachabilityCardinality-13: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-ReachabilityCardinality-01: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-02: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-03: EF 0 2 3 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-06: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-09: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 1/232 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-03 34905 t fired, 1 attempts, .
65 EF STEQ 1/232 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-03 sara is running.
67 EF SRCH 1/248 1/5 DLCflexbar-PT-3b-ReachabilityCardinality-03 73169 m, 14633 m/sec, 105193 t fired, .
90 EF EXCL 1/317 1/32 DLCflexbar-PT-3b-ReachabilityCardinality-04 814 m, 162 m/sec, 1077 t fired, .

Time elapsed: 105 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic

sara: place or transition ordering is non-deterministic
lola: FINISHED task # 61 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-13
lola: result : true
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 65 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-03
lola: result : false
lola: CANCELED task # 64 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 67 (type SRCH) for DLCflexbar-PT-3b-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 133 (type FNDP) for 27 DLCflexbar-PT-3b-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 135 (type EQUN) for 27 DLCflexbar-PT-3b-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 139 (type SRCH) for 27 DLCflexbar-PT-3b-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-03
lola: result : unknown
lola: fired transitions : 153353
lola: tried executions : 2
lola: time used : 4.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 133 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 135 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 139 (type SRCH) for DLCflexbar-PT-3b-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 141 (type FNDP) for 6 DLCflexbar-PT-3b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 144 (type EQUN) for 6 DLCflexbar-PT-3b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 147 (type SRCH) for 6 DLCflexbar-PT-3b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-135.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-144.sara.


lola: FINISHED task # 103 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-14
lola: result : true
lola: FINISHED task # 84 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-11
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-ReachabilityCardinality-00: AG true tandem / relaxed
DLCflexbar-PT-3b-ReachabilityCardinality-03: EF false state equation
DLCflexbar-PT-3b-ReachabilityCardinality-09: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-10: EF true findpath
DLCflexbar-PT-3b-ReachabilityCardinality-11: AG false tandem / insertion
DLCflexbar-PT-3b-ReachabilityCardinality-13: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-ReachabilityCardinality-01: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-06: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
90 EF EXCL 6/388 1/32 DLCflexbar-PT-3b-ReachabilityCardinality-04 5050 m, 847 m/sec, 8291 t fired, .
141 EF FNDP 2/290 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-02 135562 t fired, 7111 attempts, .
144 EF STEQ 2/290 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-02 sara is running.
147 EF SRCH 2/290 1/5 DLCflexbar-PT-3b-ReachabilityCardinality-02 176889 m, 35377 m/sec, 249495 t fired, .

Time elapsed: 110 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-ReachabilityCardinality-00: AG true tandem / relaxed
DLCflexbar-PT-3b-ReachabilityCardinality-03: EF false state equation
DLCflexbar-PT-3b-ReachabilityCardinality-09: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-10: EF true findpath
DLCflexbar-PT-3b-ReachabilityCardinality-11: AG false tandem / insertion
DLCflexbar-PT-3b-ReachabilityCardinality-13: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-ReachabilityCardinality-01: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-06: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
90 EF EXCL 11/388 1/32 DLCflexbar-PT-3b-ReachabilityCardinality-04 9963 m, 982 m/sec, 17065 t fired, .
141 EF FNDP 7/289 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-02 454813 t fired, 22980 attempts, .
144 EF STEQ 7/289 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-02 sara is running.
147 EF SRCH 7/289 4/5 DLCflexbar-PT-3b-ReachabilityCardinality-02 710824 m, 106787 m/sec, 1003146 t fired, .

Time elapsed: 115 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 147 (type SRCH) for DLCflexbar-PT-3b-ReachabilityCardinality-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-ReachabilityCardinality-00: AG true tandem / relaxed
DLCflexbar-PT-3b-ReachabilityCardinality-03: EF false state equation
DLCflexbar-PT-3b-ReachabilityCardinality-09: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-10: EF true findpath
DLCflexbar-PT-3b-ReachabilityCardinality-11: AG false tandem / insertion
DLCflexbar-PT-3b-ReachabilityCardinality-13: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-ReachabilityCardinality-01: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-02: EF 0 2 2 0 1 0 1 0
DLCflexbar-PT-3b-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-06: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-07: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
90 EF EXCL 16/388 1/32 DLCflexbar-PT-3b-ReachabilityCardinality-04 16307 m, 1268 m/sec, 28670 t fired, .
141 EF FNDP 12/284 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-02 800600 t fired, 39426 attempts, .
144 EF STEQ 12/284 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-02 sara is running.

Time elapsed: 120 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 124 (type FNDP) for 24 DLCflexbar-PT-3b-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 124 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 22
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 121 (type FNDP) for 21 DLCflexbar-PT-3b-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 121 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 138 (type FNDP) for 3 DLCflexbar-PT-3b-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 138 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 55 (type FNDP) for 45 DLCflexbar-PT-3b-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 71 (type FNDP) for 15 DLCflexbar-PT-3b-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-ReachabilityCardinality-00: AG true tandem / relaxed
DLCflexbar-PT-3b-ReachabilityCardinality-01: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-03: EF false state equation
DLCflexbar-PT-3b-ReachabilityCardinality-07: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-08: EF true findpath
DLCflexbar-PT-3b-ReachabilityCardinality-09: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-10: EF true findpath
DLCflexbar-PT-3b-ReachabilityCardinality-11: AG false tandem / insertion
DLCflexbar-PT-3b-ReachabilityCardinality-13: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-14: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-15: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-ReachabilityCardinality-02: EF 0 2 2 0 1 0 1 0
DLCflexbar-PT-3b-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-06: AG 0 5 0 0 1 0 0 0
DLCflexbar-PT-3b-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EF FNDP 5/497 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-05 433187 t fired, 1 attempts, .
90 EF EXCL 21/699 1/32 DLCflexbar-PT-3b-ReachabilityCardinality-04 21250 m, 988 m/sec, 37981 t fired, .
141 EF FNDP 17/570 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-02 1103694 t fired, 53401 attempts, .
144 EF STEQ 17/570 0/5 DLCflexbar-PT-3b-ReachabilityCardinality-02 sara is running.

Time elapsed: 125 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16

lola: FINISHED task # 144 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-02
lola: result : false
lola: CANCELED task # 141 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 86 (type FNDP) for 18 DLCflexbar-PT-3b-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type EQUN) for 18 DLCflexbar-PT-3b-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 141 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-02
lola: result : unknown
lola: fired transitions : 1136398
lola: tried executions : 54894
lola: time used : 18.000000
lola: memory pages used : 0
lola: FINISHED task # 86 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-06
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 108 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 91 (type FNDP) for 36 DLCflexbar-PT-3b-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 114 (type EQUN) for 36 DLCflexbar-PT-3b-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 91 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-12
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 114 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 81 (type EQUN) for 15 DLCflexbar-PT-3b-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type SRCH) for 15 DLCflexbar-PT-3b-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-108.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-81.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-114.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic



lola: FINISHED task # 81 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-05
lola: result : false
lola: CANCELED task # 71 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 92 (type SRCH) for DLCflexbar-PT-3b-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 63 (type FNDP) for 12 DLCflexbar-PT-3b-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type EQUN) for 12 DLCflexbar-PT-3b-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 12 DLCflexbar-PT-3b-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-05
lola: result : unknown
lola: fired transitions : 709852
lola: tried executions : 2
lola: time used : 9.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 89 (type SRCH) for DLCflexbar-PT-3b-ReachabilityCardinality-04
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 63 (type FNDP) for DLCflexbar-PT-3b-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 77 (type EQUN) for DLCflexbar-PT-3b-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 90 (type EXCL) for DLCflexbar-PT-3b-ReachabilityCardinality-04 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-ReachabilityCardinality-00: AG true tandem / relaxed
DLCflexbar-PT-3b-ReachabilityCardinality-01: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-02: EF false state equation
DLCflexbar-PT-3b-ReachabilityCardinality-03: EF false state equation
DLCflexbar-PT-3b-ReachabilityCardinality-04: EF true tandem / insertion
DLCflexbar-PT-3b-ReachabilityCardinality-05: AG true state equation
DLCflexbar-PT-3b-ReachabilityCardinality-06: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-07: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-08: EF true findpath
DLCflexbar-PT-3b-ReachabilityCardinality-09: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-10: EF true findpath
DLCflexbar-PT-3b-ReachabilityCardinality-11: AG false tandem / insertion
DLCflexbar-PT-3b-ReachabilityCardinality-12: EF true findpath
DLCflexbar-PT-3b-ReachabilityCardinality-13: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-14: AG false findpath
DLCflexbar-PT-3b-ReachabilityCardinality-15: EF true findpath


Time elapsed: 130 secs. Pages in use: 6

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-3b"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCflexbar-PT-3b, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478400534"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-3b.tgz
mv DLCflexbar-PT-3b execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;