Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478400530.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCflexbar-PT-3b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478400530
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.9M
-rw-r--r-- 1 mcc users 6.0K Feb 25 15:03 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 25 15:03 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 15:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 15:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Feb 25 15:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 25 15:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 15:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 25 15:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.5M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678259044839

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-3b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 07:04:06] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 07:04:06] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 07:04:06] [INFO ] Load time of PNML (sax parser for PT used): 274 ms
[2023-03-08 07:04:06] [INFO ] Transformed 7245 places.
[2023-03-08 07:04:06] [INFO ] Transformed 10555 transitions.
[2023-03-08 07:04:06] [INFO ] Found NUPN structural information;
[2023-03-08 07:04:06] [INFO ] Parsed PT model containing 7245 places and 10555 transitions and 28284 arcs in 688 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
Support contains 149 out of 7245 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 7245/7245 places, 10555/10555 transitions.
Discarding 1172 places :
Symmetric choice reduction at 0 with 1172 rule applications. Total rules 1172 place count 6073 transition count 9383
Iterating global reduction 0 with 1172 rules applied. Total rules applied 2344 place count 6073 transition count 9383
Discarding 982 places :
Symmetric choice reduction at 0 with 982 rule applications. Total rules 3326 place count 5091 transition count 8401
Iterating global reduction 0 with 982 rules applied. Total rules applied 4308 place count 5091 transition count 8401
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 4313 place count 5091 transition count 8396
Discarding 213 places :
Symmetric choice reduction at 1 with 213 rule applications. Total rules 4526 place count 4878 transition count 8057
Iterating global reduction 1 with 213 rules applied. Total rules applied 4739 place count 4878 transition count 8057
Discarding 197 places :
Symmetric choice reduction at 1 with 197 rule applications. Total rules 4936 place count 4681 transition count 7860
Iterating global reduction 1 with 197 rules applied. Total rules applied 5133 place count 4681 transition count 7860
Ensure Unique test removed 25 transitions
Reduce isomorphic transitions removed 25 transitions.
Iterating post reduction 1 with 25 rules applied. Total rules applied 5158 place count 4681 transition count 7835
Discarding 87 places :
Symmetric choice reduction at 2 with 87 rule applications. Total rules 5245 place count 4594 transition count 7748
Iterating global reduction 2 with 87 rules applied. Total rules applied 5332 place count 4594 transition count 7748
Discarding 86 places :
Symmetric choice reduction at 2 with 86 rule applications. Total rules 5418 place count 4508 transition count 7662
Iterating global reduction 2 with 86 rules applied. Total rules applied 5504 place count 4508 transition count 7662
Discarding 85 places :
Symmetric choice reduction at 2 with 85 rule applications. Total rules 5589 place count 4423 transition count 7577
Iterating global reduction 2 with 85 rules applied. Total rules applied 5674 place count 4423 transition count 7577
Discarding 79 places :
Symmetric choice reduction at 2 with 79 rule applications. Total rules 5753 place count 4344 transition count 7498
Iterating global reduction 2 with 79 rules applied. Total rules applied 5832 place count 4344 transition count 7498
Discarding 54 places :
Symmetric choice reduction at 2 with 54 rule applications. Total rules 5886 place count 4290 transition count 7444
Iterating global reduction 2 with 54 rules applied. Total rules applied 5940 place count 4290 transition count 7444
Discarding 54 places :
Symmetric choice reduction at 2 with 54 rule applications. Total rules 5994 place count 4236 transition count 7390
Iterating global reduction 2 with 54 rules applied. Total rules applied 6048 place count 4236 transition count 7390
Applied a total of 6048 rules in 4678 ms. Remains 4236 /7245 variables (removed 3009) and now considering 7390/10555 (removed 3165) transitions.
// Phase 1: matrix 7390 rows 4236 cols
[2023-03-08 07:04:12] [INFO ] Computed 355 place invariants in 55 ms
[2023-03-08 07:04:13] [INFO ] Implicit Places using invariants in 1537 ms returned []
[2023-03-08 07:04:13] [INFO ] Invariant cache hit.
[2023-03-08 07:04:15] [INFO ] Implicit Places using invariants and state equation in 1919 ms returned []
Implicit Place search using SMT with State Equation took 3489 ms to find 0 implicit places.
[2023-03-08 07:04:15] [INFO ] Invariant cache hit.
[2023-03-08 07:04:19] [INFO ] Dead Transitions using invariants and state equation in 3791 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 4236/7245 places, 7390/10555 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11968 ms. Remains : 4236/7245 places, 7390/10555 transitions.
Support contains 149 out of 4236 places after structural reductions.
[2023-03-08 07:04:19] [INFO ] Flatten gal took : 338 ms
[2023-03-08 07:04:20] [INFO ] Flatten gal took : 195 ms
[2023-03-08 07:04:20] [INFO ] Input system was already deterministic with 7390 transitions.
Support contains 147 out of 4236 places (down from 149) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 522 ms. (steps per millisecond=19 ) properties (out of 84) seen :32
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 52) seen :0
Running SMT prover for 52 properties.
[2023-03-08 07:04:21] [INFO ] Invariant cache hit.
[2023-03-08 07:04:25] [INFO ] [Real]Absence check using 355 positive place invariants in 342 ms returned sat
[2023-03-08 07:04:25] [INFO ] After 4100ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:52
[2023-03-08 07:04:29] [INFO ] [Nat]Absence check using 355 positive place invariants in 359 ms returned sat
[2023-03-08 07:04:43] [INFO ] After 11772ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :52
[2023-03-08 07:04:50] [INFO ] After 18630ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :52
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-08 07:04:50] [INFO ] After 25037ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :52
Fused 52 Parikh solutions to 47 different solutions.
Parikh walk visited 34 properties in 4277 ms.
Support contains 31 out of 4236 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Graph (trivial) has 3682 edges and 4236 vertex of which 687 / 4236 are part of one of the 50 SCC in 12 ms
Free SCC test removed 637 places
Drop transitions removed 727 transitions
Ensure Unique test removed 34 transitions
Reduce isomorphic transitions removed 761 transitions.
Drop transitions removed 846 transitions
Trivial Post-agglo rules discarded 846 transitions
Performed 846 trivial Post agglomeration. Transition count delta: 846
Iterating post reduction 0 with 846 rules applied. Total rules applied 847 place count 3599 transition count 5783
Reduce places removed 846 places and 0 transitions.
Ensure Unique test removed 38 transitions
Reduce isomorphic transitions removed 38 transitions.
Drop transitions removed 71 transitions
Trivial Post-agglo rules discarded 71 transitions
Performed 71 trivial Post agglomeration. Transition count delta: 71
Iterating post reduction 1 with 955 rules applied. Total rules applied 1802 place count 2753 transition count 5674
Reduce places removed 71 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 73 rules applied. Total rules applied 1875 place count 2682 transition count 5672
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 2 rules applied. Total rules applied 1877 place count 2681 transition count 5671
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1878 place count 2680 transition count 5671
Performed 404 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 404 Pre rules applied. Total rules applied 1878 place count 2680 transition count 5267
Deduced a syphon composed of 404 places in 51 ms
Reduce places removed 404 places and 0 transitions.
Iterating global reduction 5 with 808 rules applied. Total rules applied 2686 place count 2276 transition count 5267
Discarding 110 places :
Symmetric choice reduction at 5 with 110 rule applications. Total rules 2796 place count 2166 transition count 4492
Iterating global reduction 5 with 110 rules applied. Total rules applied 2906 place count 2166 transition count 4492
Ensure Unique test removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 5 with 26 rules applied. Total rules applied 2932 place count 2166 transition count 4466
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 18 Pre rules applied. Total rules applied 2932 place count 2166 transition count 4448
Deduced a syphon composed of 18 places in 37 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 6 with 36 rules applied. Total rules applied 2968 place count 2148 transition count 4448
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 2970 place count 2146 transition count 4438
Iterating global reduction 6 with 2 rules applied. Total rules applied 2972 place count 2146 transition count 4438
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 2974 place count 2146 transition count 4436
Performed 788 Post agglomeration using F-continuation condition with reduction of 5 identical transitions.
Deduced a syphon composed of 788 places in 2 ms
Reduce places removed 788 places and 0 transitions.
Iterating global reduction 7 with 1576 rules applied. Total rules applied 4550 place count 1358 transition count 3643
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 7 with 6 rules applied. Total rules applied 4556 place count 1358 transition count 3637
Renaming transitions due to excessive name length > 1024 char.
Discarding 38 places :
Symmetric choice reduction at 8 with 38 rule applications. Total rules 4594 place count 1320 transition count 3157
Iterating global reduction 8 with 38 rules applied. Total rules applied 4632 place count 1320 transition count 3157
Ensure Unique test removed 37 transitions
Reduce isomorphic transitions removed 37 transitions.
Iterating post reduction 8 with 37 rules applied. Total rules applied 4669 place count 1320 transition count 3120
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 4671 place count 1319 transition count 3119
Performed 95 Post agglomeration using F-continuation condition with reduction of 145 identical transitions.
Deduced a syphon composed of 95 places in 1 ms
Reduce places removed 95 places and 0 transitions.
Iterating global reduction 9 with 190 rules applied. Total rules applied 4861 place count 1224 transition count 3581
Drop transitions removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 9 with 10 rules applied. Total rules applied 4871 place count 1224 transition count 3571
Discarding 28 places :
Symmetric choice reduction at 10 with 28 rule applications. Total rules 4899 place count 1196 transition count 3289
Iterating global reduction 10 with 28 rules applied. Total rules applied 4927 place count 1196 transition count 3289
Ensure Unique test removed 140 transitions
Reduce isomorphic transitions removed 140 transitions.
Iterating post reduction 10 with 140 rules applied. Total rules applied 5067 place count 1196 transition count 3149
Drop transitions removed 38 transitions
Redundant transition composition rules discarded 38 transitions
Iterating global reduction 11 with 38 rules applied. Total rules applied 5105 place count 1196 transition count 3111
Discarding 5 places :
Symmetric choice reduction at 11 with 5 rule applications. Total rules 5110 place count 1191 transition count 3106
Iterating global reduction 11 with 5 rules applied. Total rules applied 5115 place count 1191 transition count 3106
Discarding 5 places :
Symmetric choice reduction at 11 with 5 rule applications. Total rules 5120 place count 1186 transition count 2935
Iterating global reduction 11 with 5 rules applied. Total rules applied 5125 place count 1186 transition count 2935
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 11 with 5 rules applied. Total rules applied 5130 place count 1186 transition count 2930
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 12 with 10 rules applied. Total rules applied 5140 place count 1181 transition count 2925
Discarding 5 places :
Symmetric choice reduction at 12 with 5 rule applications. Total rules 5145 place count 1176 transition count 2754
Iterating global reduction 12 with 5 rules applied. Total rules applied 5150 place count 1176 transition count 2754
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 12 with 5 rules applied. Total rules applied 5155 place count 1176 transition count 2749
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -32
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 13 with 8 rules applied. Total rules applied 5163 place count 1172 transition count 2781
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 13 with 5 rules applied. Total rules applied 5168 place count 1172 transition count 2776
Drop transitions removed 22 transitions
Redundant transition composition rules discarded 22 transitions
Iterating global reduction 14 with 22 rules applied. Total rules applied 5190 place count 1172 transition count 2754
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 14 with 8 rules applied. Total rules applied 5198 place count 1168 transition count 2783
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 14 with 6 rules applied. Total rules applied 5204 place count 1168 transition count 2777
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 15 with 21 rules applied. Total rules applied 5225 place count 1168 transition count 2756
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 15 with 8 rules applied. Total rules applied 5233 place count 1164 transition count 2785
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 15 with 6 rules applied. Total rules applied 5239 place count 1164 transition count 2779
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 16 with 21 rules applied. Total rules applied 5260 place count 1164 transition count 2758
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 16 with 8 rules applied. Total rules applied 5268 place count 1160 transition count 2787
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 16 with 6 rules applied. Total rules applied 5274 place count 1160 transition count 2781
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 17 with 21 rules applied. Total rules applied 5295 place count 1160 transition count 2760
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -30
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 17 with 8 rules applied. Total rules applied 5303 place count 1156 transition count 2790
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 17 with 6 rules applied. Total rules applied 5309 place count 1156 transition count 2784
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 18 with 21 rules applied. Total rules applied 5330 place count 1156 transition count 2763
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 18 with 8 rules applied. Total rules applied 5338 place count 1152 transition count 2792
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 18 with 6 rules applied. Total rules applied 5344 place count 1152 transition count 2786
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 19 with 21 rules applied. Total rules applied 5365 place count 1152 transition count 2765
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 19 with 8 rules applied. Total rules applied 5373 place count 1148 transition count 2794
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 19 with 6 rules applied. Total rules applied 5379 place count 1148 transition count 2788
Drop transitions removed 21 transitions
Redundant transition composition rules discarded 21 transitions
Iterating global reduction 20 with 21 rules applied. Total rules applied 5400 place count 1148 transition count 2767
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 20 with 8 rules applied. Total rules applied 5408 place count 1144 transition count 2796
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 20 with 5 rules applied. Total rules applied 5413 place count 1144 transition count 2791
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 21 with 18 rules applied. Total rules applied 5431 place count 1144 transition count 2773
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -25
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 21 with 6 rules applied. Total rules applied 5437 place count 1141 transition count 2798
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 21 with 5 rules applied. Total rules applied 5442 place count 1141 transition count 2793
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 22 with 19 rules applied. Total rules applied 5461 place count 1141 transition count 2774
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -25
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 22 with 6 rules applied. Total rules applied 5467 place count 1138 transition count 2799
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 22 with 4 rules applied. Total rules applied 5471 place count 1138 transition count 2795
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 23 with 19 rules applied. Total rules applied 5490 place count 1138 transition count 2776
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 23 with 6 rules applied. Total rules applied 5496 place count 1135 transition count 2800
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 23 with 5 rules applied. Total rules applied 5501 place count 1135 transition count 2795
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 24 with 18 rules applied. Total rules applied 5519 place count 1135 transition count 2777
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -25
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 24 with 6 rules applied. Total rules applied 5525 place count 1132 transition count 2802
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 24 with 4 rules applied. Total rules applied 5529 place count 1132 transition count 2798
Drop transitions removed 19 transitions
Redundant transition composition rules discarded 19 transitions
Iterating global reduction 25 with 19 rules applied. Total rules applied 5548 place count 1132 transition count 2779
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -25
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 25 with 6 rules applied. Total rules applied 5554 place count 1129 transition count 2804
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 25 with 5 rules applied. Total rules applied 5559 place count 1129 transition count 2799
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 26 with 18 rules applied. Total rules applied 5577 place count 1129 transition count 2781
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -25
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 26 with 6 rules applied. Total rules applied 5583 place count 1126 transition count 2806
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 26 with 2 rules applied. Total rules applied 5585 place count 1126 transition count 2804
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 27 with 9 rules applied. Total rules applied 5594 place count 1126 transition count 2795
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -11
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 27 with 2 rules applied. Total rules applied 5596 place count 1125 transition count 2806
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 27 with 2 rules applied. Total rules applied 5598 place count 1125 transition count 2804
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 28 with 9 rules applied. Total rules applied 5607 place count 1125 transition count 2795
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 28 with 2 rules applied. Total rules applied 5609 place count 1124 transition count 2807
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 28 with 1 rules applied. Total rules applied 5610 place count 1124 transition count 2806
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 29 with 10 rules applied. Total rules applied 5620 place count 1124 transition count 2796
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -11
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 5622 place count 1123 transition count 2807
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 29 with 2 rules applied. Total rules applied 5624 place count 1123 transition count 2805
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 30 with 9 rules applied. Total rules applied 5633 place count 1123 transition count 2796
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 30 with 2 rules applied. Total rules applied 5635 place count 1122 transition count 2808
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 30 with 1 rules applied. Total rules applied 5636 place count 1122 transition count 2807
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 31 with 10 rules applied. Total rules applied 5646 place count 1122 transition count 2797
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 5648 place count 1121 transition count 2809
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 31 with 2 rules applied. Total rules applied 5650 place count 1121 transition count 2807
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 32 with 9 rules applied. Total rules applied 5659 place count 1121 transition count 2798
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 32 with 2 rules applied. Total rules applied 5661 place count 1120 transition count 2810
Free-agglomeration rule applied 621 times with reduction of 361 identical transitions.
Iterating global reduction 32 with 621 rules applied. Total rules applied 6282 place count 1120 transition count 1828
Reduce places removed 621 places and 0 transitions.
Drop transitions removed 774 transitions
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 781 transitions.
Graph (complete) has 1413 edges and 499 vertex of which 496 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.1 ms
Discarding 3 places :
Also discarding 0 output transitions
Iterating post reduction 32 with 1403 rules applied. Total rules applied 7685 place count 496 transition count 1047
Discarding 66 places :
Symmetric choice reduction at 33 with 66 rule applications. Total rules 7751 place count 430 transition count 963
Iterating global reduction 33 with 66 rules applied. Total rules applied 7817 place count 430 transition count 963
Drop transitions removed 44 transitions
Redundant transition composition rules discarded 44 transitions
Iterating global reduction 33 with 44 rules applied. Total rules applied 7861 place count 430 transition count 919
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 33 with 1 rules applied. Total rules applied 7862 place count 430 transition count 979
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 33 with 33 rules applied. Total rules applied 7895 place count 429 transition count 947
Drop transitions removed 30 transitions
Redundant transition composition rules discarded 30 transitions
Iterating global reduction 34 with 30 rules applied. Total rules applied 7925 place count 429 transition count 917
Applied a total of 7925 rules in 4384 ms. Remains 429 /4236 variables (removed 3807) and now considering 917/7390 (removed 6473) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 4384 ms. Remains : 429/4236 places, 917/7390 transitions.
Finished random walk after 1070 steps, including 0 resets, run visited all 18 properties in 33 ms. (steps per millisecond=32 )
[2023-03-08 07:04:59] [INFO ] Flatten gal took : 152 ms
[2023-03-08 07:04:59] [INFO ] Flatten gal took : 182 ms
[2023-03-08 07:05:00] [INFO ] Input system was already deterministic with 7390 transitions.
Computed a total of 707 stabilizing places and 707 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 65 place count 4171 transition count 7258
Iterating global reduction 0 with 65 rules applied. Total rules applied 130 place count 4171 transition count 7258
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 132 place count 4171 transition count 7256
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 170 place count 4133 transition count 7216
Iterating global reduction 1 with 38 rules applied. Total rules applied 208 place count 4133 transition count 7216
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 209 place count 4133 transition count 7215
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 226 place count 4116 transition count 7198
Iterating global reduction 2 with 17 rules applied. Total rules applied 243 place count 4116 transition count 7198
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 245 place count 4116 transition count 7196
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 256 place count 4105 transition count 7185
Iterating global reduction 3 with 11 rules applied. Total rules applied 267 place count 4105 transition count 7185
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 275 place count 4097 transition count 7177
Iterating global reduction 3 with 8 rules applied. Total rules applied 283 place count 4097 transition count 7177
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 290 place count 4090 transition count 7170
Iterating global reduction 3 with 7 rules applied. Total rules applied 297 place count 4090 transition count 7170
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 301 place count 4086 transition count 7166
Iterating global reduction 3 with 4 rules applied. Total rules applied 305 place count 4086 transition count 7166
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 308 place count 4083 transition count 7163
Iterating global reduction 3 with 3 rules applied. Total rules applied 311 place count 4083 transition count 7163
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 313 place count 4081 transition count 7161
Iterating global reduction 3 with 2 rules applied. Total rules applied 315 place count 4081 transition count 7161
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 316 place count 4080 transition count 7160
Iterating global reduction 3 with 1 rules applied. Total rules applied 317 place count 4080 transition count 7160
Applied a total of 317 rules in 2439 ms. Remains 4080 /4236 variables (removed 156) and now considering 7160/7390 (removed 230) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2440 ms. Remains : 4080/4236 places, 7160/7390 transitions.
[2023-03-08 07:05:03] [INFO ] Flatten gal took : 125 ms
[2023-03-08 07:05:03] [INFO ] Flatten gal took : 137 ms
[2023-03-08 07:05:03] [INFO ] Input system was already deterministic with 7160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 4172 transition count 7292
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 4172 transition count 7292
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 130 place count 4172 transition count 7290
Discarding 38 places :
Symmetric choice reduction at 1 with 38 rule applications. Total rules 168 place count 4134 transition count 7250
Iterating global reduction 1 with 38 rules applied. Total rules applied 206 place count 4134 transition count 7250
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 207 place count 4134 transition count 7249
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 223 place count 4118 transition count 7233
Iterating global reduction 2 with 16 rules applied. Total rules applied 239 place count 4118 transition count 7233
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 241 place count 4118 transition count 7231
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 251 place count 4108 transition count 7221
Iterating global reduction 3 with 10 rules applied. Total rules applied 261 place count 4108 transition count 7221
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 269 place count 4100 transition count 7213
Iterating global reduction 3 with 8 rules applied. Total rules applied 277 place count 4100 transition count 7213
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 284 place count 4093 transition count 7206
Iterating global reduction 3 with 7 rules applied. Total rules applied 291 place count 4093 transition count 7206
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 295 place count 4089 transition count 7202
Iterating global reduction 3 with 4 rules applied. Total rules applied 299 place count 4089 transition count 7202
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 302 place count 4086 transition count 7199
Iterating global reduction 3 with 3 rules applied. Total rules applied 305 place count 4086 transition count 7199
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 307 place count 4084 transition count 7197
Iterating global reduction 3 with 2 rules applied. Total rules applied 309 place count 4084 transition count 7197
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 310 place count 4083 transition count 7196
Iterating global reduction 3 with 1 rules applied. Total rules applied 311 place count 4083 transition count 7196
Applied a total of 311 rules in 2545 ms. Remains 4083 /4236 variables (removed 153) and now considering 7196/7390 (removed 194) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2562 ms. Remains : 4083/4236 places, 7196/7390 transitions.
[2023-03-08 07:05:06] [INFO ] Flatten gal took : 118 ms
[2023-03-08 07:05:06] [INFO ] Flatten gal took : 143 ms
[2023-03-08 07:05:06] [INFO ] Input system was already deterministic with 7196 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Graph (trivial) has 3714 edges and 4236 vertex of which 687 / 4236 are part of one of the 50 SCC in 2 ms
Free SCC test removed 637 places
Ensure Unique test removed 711 transitions
Reduce isomorphic transitions removed 711 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 857 transitions
Trivial Post-agglo rules discarded 857 transitions
Performed 857 trivial Post agglomeration. Transition count delta: 857
Iterating post reduction 0 with 857 rules applied. Total rules applied 858 place count 3598 transition count 5821
Reduce places removed 857 places and 0 transitions.
Ensure Unique test removed 39 transitions
Reduce isomorphic transitions removed 39 transitions.
Drop transitions removed 73 transitions
Trivial Post-agglo rules discarded 73 transitions
Performed 73 trivial Post agglomeration. Transition count delta: 73
Iterating post reduction 1 with 969 rules applied. Total rules applied 1827 place count 2741 transition count 5709
Reduce places removed 73 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 77 rules applied. Total rules applied 1904 place count 2668 transition count 5705
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 1906 place count 2666 transition count 5705
Performed 401 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 401 Pre rules applied. Total rules applied 1906 place count 2666 transition count 5304
Deduced a syphon composed of 401 places in 43 ms
Reduce places removed 401 places and 0 transitions.
Iterating global reduction 4 with 802 rules applied. Total rules applied 2708 place count 2265 transition count 5304
Discarding 124 places :
Symmetric choice reduction at 4 with 124 rule applications. Total rules 2832 place count 2141 transition count 4383
Iterating global reduction 4 with 124 rules applied. Total rules applied 2956 place count 2141 transition count 4383
Ensure Unique test removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 4 with 26 rules applied. Total rules applied 2982 place count 2141 transition count 4357
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 24 Pre rules applied. Total rules applied 2982 place count 2141 transition count 4333
Deduced a syphon composed of 24 places in 32 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 5 with 48 rules applied. Total rules applied 3030 place count 2117 transition count 4333
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 3033 place count 2114 transition count 4318
Iterating global reduction 5 with 3 rules applied. Total rules applied 3036 place count 2114 transition count 4318
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 3039 place count 2114 transition count 4315
Performed 766 Post agglomeration using F-continuation condition.Transition count delta: 766
Deduced a syphon composed of 766 places in 1 ms
Reduce places removed 766 places and 0 transitions.
Iterating global reduction 6 with 1532 rules applied. Total rules applied 4571 place count 1348 transition count 3549
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 4572 place count 1348 transition count 3548
Renaming transitions due to excessive name length > 1024 char.
Discarding 41 places :
Symmetric choice reduction at 7 with 41 rule applications. Total rules 4613 place count 1307 transition count 3024
Iterating global reduction 7 with 41 rules applied. Total rules applied 4654 place count 1307 transition count 3024
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 7 with 40 rules applied. Total rules applied 4694 place count 1307 transition count 2984
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 4696 place count 1306 transition count 2983
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 8 with 10 rules applied. Total rules applied 4706 place count 1306 transition count 2973
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 8 with 5 rules applied. Total rules applied 4711 place count 1306 transition count 2968
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 9 with 5 rules applied. Total rules applied 4716 place count 1301 transition count 2968
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 10 with 1 rules applied. Total rules applied 4717 place count 1300 transition count 2967
Applied a total of 4717 rules in 935 ms. Remains 1300 /4236 variables (removed 2936) and now considering 2967/7390 (removed 4423) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 936 ms. Remains : 1300/4236 places, 2967/7390 transitions.
[2023-03-08 07:05:07] [INFO ] Flatten gal took : 72 ms
[2023-03-08 07:05:07] [INFO ] Flatten gal took : 83 ms
[2023-03-08 07:05:07] [INFO ] Input system was already deterministic with 2967 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 60 places :
Symmetric choice reduction at 0 with 60 rule applications. Total rules 60 place count 4176 transition count 7263
Iterating global reduction 0 with 60 rules applied. Total rules applied 120 place count 4176 transition count 7263
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 122 place count 4176 transition count 7261
Discarding 31 places :
Symmetric choice reduction at 1 with 31 rule applications. Total rules 153 place count 4145 transition count 7230
Iterating global reduction 1 with 31 rules applied. Total rules applied 184 place count 4145 transition count 7230
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 185 place count 4145 transition count 7229
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 199 place count 4131 transition count 7215
Iterating global reduction 2 with 14 rules applied. Total rules applied 213 place count 4131 transition count 7215
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 223 place count 4121 transition count 7205
Iterating global reduction 2 with 10 rules applied. Total rules applied 233 place count 4121 transition count 7205
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 241 place count 4113 transition count 7197
Iterating global reduction 2 with 8 rules applied. Total rules applied 249 place count 4113 transition count 7197
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 256 place count 4106 transition count 7190
Iterating global reduction 2 with 7 rules applied. Total rules applied 263 place count 4106 transition count 7190
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 267 place count 4102 transition count 7186
Iterating global reduction 2 with 4 rules applied. Total rules applied 271 place count 4102 transition count 7186
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 274 place count 4099 transition count 7183
Iterating global reduction 2 with 3 rules applied. Total rules applied 277 place count 4099 transition count 7183
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 279 place count 4097 transition count 7181
Iterating global reduction 2 with 2 rules applied. Total rules applied 281 place count 4097 transition count 7181
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 282 place count 4096 transition count 7180
Iterating global reduction 2 with 1 rules applied. Total rules applied 283 place count 4096 transition count 7180
Applied a total of 283 rules in 2595 ms. Remains 4096 /4236 variables (removed 140) and now considering 7180/7390 (removed 210) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2598 ms. Remains : 4096/4236 places, 7180/7390 transitions.
[2023-03-08 07:05:10] [INFO ] Flatten gal took : 135 ms
[2023-03-08 07:05:10] [INFO ] Flatten gal took : 138 ms
[2023-03-08 07:05:11] [INFO ] Input system was already deterministic with 7180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 65 place count 4171 transition count 7258
Iterating global reduction 0 with 65 rules applied. Total rules applied 130 place count 4171 transition count 7258
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 131 place count 4171 transition count 7257
Discarding 37 places :
Symmetric choice reduction at 1 with 37 rule applications. Total rules 168 place count 4134 transition count 7218
Iterating global reduction 1 with 37 rules applied. Total rules applied 205 place count 4134 transition count 7218
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 206 place count 4134 transition count 7217
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 222 place count 4118 transition count 7201
Iterating global reduction 2 with 16 rules applied. Total rules applied 238 place count 4118 transition count 7201
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 240 place count 4118 transition count 7199
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 250 place count 4108 transition count 7189
Iterating global reduction 3 with 10 rules applied. Total rules applied 260 place count 4108 transition count 7189
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 267 place count 4101 transition count 7182
Iterating global reduction 3 with 7 rules applied. Total rules applied 274 place count 4101 transition count 7182
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 280 place count 4095 transition count 7176
Iterating global reduction 3 with 6 rules applied. Total rules applied 286 place count 4095 transition count 7176
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 289 place count 4092 transition count 7173
Iterating global reduction 3 with 3 rules applied. Total rules applied 292 place count 4092 transition count 7173
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 294 place count 4090 transition count 7171
Iterating global reduction 3 with 2 rules applied. Total rules applied 296 place count 4090 transition count 7171
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 297 place count 4089 transition count 7170
Iterating global reduction 3 with 1 rules applied. Total rules applied 298 place count 4089 transition count 7170
Applied a total of 298 rules in 2284 ms. Remains 4089 /4236 variables (removed 147) and now considering 7170/7390 (removed 220) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2285 ms. Remains : 4089/4236 places, 7170/7390 transitions.
[2023-03-08 07:05:13] [INFO ] Flatten gal took : 128 ms
[2023-03-08 07:05:13] [INFO ] Flatten gal took : 143 ms
[2023-03-08 07:05:13] [INFO ] Input system was already deterministic with 7170 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Graph (trivial) has 3714 edges and 4236 vertex of which 673 / 4236 are part of one of the 51 SCC in 2 ms
Free SCC test removed 622 places
Ensure Unique test removed 693 transitions
Reduce isomorphic transitions removed 693 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 863 transitions
Trivial Post-agglo rules discarded 863 transitions
Performed 863 trivial Post agglomeration. Transition count delta: 863
Iterating post reduction 0 with 863 rules applied. Total rules applied 864 place count 3613 transition count 5833
Reduce places removed 863 places and 0 transitions.
Ensure Unique test removed 41 transitions
Reduce isomorphic transitions removed 41 transitions.
Drop transitions removed 77 transitions
Trivial Post-agglo rules discarded 77 transitions
Performed 77 trivial Post agglomeration. Transition count delta: 77
Iterating post reduction 1 with 981 rules applied. Total rules applied 1845 place count 2750 transition count 5715
Reduce places removed 77 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 81 rules applied. Total rules applied 1926 place count 2673 transition count 5711
Reduce places removed 2 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 3 with 4 rules applied. Total rules applied 1930 place count 2671 transition count 5709
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 1932 place count 2669 transition count 5709
Performed 400 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 400 Pre rules applied. Total rules applied 1932 place count 2669 transition count 5309
Deduced a syphon composed of 400 places in 43 ms
Reduce places removed 400 places and 0 transitions.
Iterating global reduction 5 with 800 rules applied. Total rules applied 2732 place count 2269 transition count 5309
Discarding 119 places :
Symmetric choice reduction at 5 with 119 rule applications. Total rules 2851 place count 2150 transition count 4426
Iterating global reduction 5 with 119 rules applied. Total rules applied 2970 place count 2150 transition count 4426
Ensure Unique test removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 5 with 26 rules applied. Total rules applied 2996 place count 2150 transition count 4400
Performed 23 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 23 Pre rules applied. Total rules applied 2996 place count 2150 transition count 4377
Deduced a syphon composed of 23 places in 35 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 6 with 46 rules applied. Total rules applied 3042 place count 2127 transition count 4377
Discarding 3 places :
Symmetric choice reduction at 6 with 3 rule applications. Total rules 3045 place count 2124 transition count 4362
Iterating global reduction 6 with 3 rules applied. Total rules applied 3048 place count 2124 transition count 4362
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 3051 place count 2124 transition count 4359
Performed 774 Post agglomeration using F-continuation condition.Transition count delta: 774
Deduced a syphon composed of 774 places in 0 ms
Reduce places removed 774 places and 0 transitions.
Iterating global reduction 7 with 1548 rules applied. Total rules applied 4599 place count 1350 transition count 3585
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 4601 place count 1350 transition count 3583
Renaming transitions due to excessive name length > 1024 char.
Discarding 39 places :
Symmetric choice reduction at 8 with 39 rule applications. Total rules 4640 place count 1311 transition count 3098
Iterating global reduction 8 with 39 rules applied. Total rules applied 4679 place count 1311 transition count 3098
Ensure Unique test removed 37 transitions
Reduce isomorphic transitions removed 37 transitions.
Iterating post reduction 8 with 37 rules applied. Total rules applied 4716 place count 1311 transition count 3061
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 9 with 4 rules applied. Total rules applied 4720 place count 1309 transition count 3059
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 9 with 10 rules applied. Total rules applied 4730 place count 1309 transition count 3049
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 9 with 5 rules applied. Total rules applied 4735 place count 1309 transition count 3044
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 10 with 5 rules applied. Total rules applied 4740 place count 1304 transition count 3044
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 4741 place count 1303 transition count 3043
Applied a total of 4741 rules in 765 ms. Remains 1303 /4236 variables (removed 2933) and now considering 3043/7390 (removed 4347) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 765 ms. Remains : 1303/4236 places, 3043/7390 transitions.
[2023-03-08 07:05:14] [INFO ] Flatten gal took : 58 ms
[2023-03-08 07:05:14] [INFO ] Flatten gal took : 65 ms
[2023-03-08 07:05:15] [INFO ] Input system was already deterministic with 3043 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 69 places :
Symmetric choice reduction at 0 with 69 rule applications. Total rules 69 place count 4167 transition count 7254
Iterating global reduction 0 with 69 rules applied. Total rules applied 138 place count 4167 transition count 7254
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 140 place count 4167 transition count 7252
Discarding 39 places :
Symmetric choice reduction at 1 with 39 rule applications. Total rules 179 place count 4128 transition count 7211
Iterating global reduction 1 with 39 rules applied. Total rules applied 218 place count 4128 transition count 7211
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 219 place count 4128 transition count 7210
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 236 place count 4111 transition count 7193
Iterating global reduction 2 with 17 rules applied. Total rules applied 253 place count 4111 transition count 7193
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 255 place count 4111 transition count 7191
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 266 place count 4100 transition count 7180
Iterating global reduction 3 with 11 rules applied. Total rules applied 277 place count 4100 transition count 7180
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 285 place count 4092 transition count 7172
Iterating global reduction 3 with 8 rules applied. Total rules applied 293 place count 4092 transition count 7172
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 300 place count 4085 transition count 7165
Iterating global reduction 3 with 7 rules applied. Total rules applied 307 place count 4085 transition count 7165
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 311 place count 4081 transition count 7161
Iterating global reduction 3 with 4 rules applied. Total rules applied 315 place count 4081 transition count 7161
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 318 place count 4078 transition count 7158
Iterating global reduction 3 with 3 rules applied. Total rules applied 321 place count 4078 transition count 7158
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 323 place count 4076 transition count 7156
Iterating global reduction 3 with 2 rules applied. Total rules applied 325 place count 4076 transition count 7156
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 326 place count 4075 transition count 7155
Iterating global reduction 3 with 1 rules applied. Total rules applied 327 place count 4075 transition count 7155
Applied a total of 327 rules in 2477 ms. Remains 4075 /4236 variables (removed 161) and now considering 7155/7390 (removed 235) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2478 ms. Remains : 4075/4236 places, 7155/7390 transitions.
[2023-03-08 07:05:17] [INFO ] Flatten gal took : 115 ms
[2023-03-08 07:05:17] [INFO ] Flatten gal took : 135 ms
[2023-03-08 07:05:18] [INFO ] Input system was already deterministic with 7155 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Graph (trivial) has 3726 edges and 4236 vertex of which 687 / 4236 are part of one of the 50 SCC in 2 ms
Free SCC test removed 637 places
Ensure Unique test removed 711 transitions
Reduce isomorphic transitions removed 711 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 864 transitions
Trivial Post-agglo rules discarded 864 transitions
Performed 864 trivial Post agglomeration. Transition count delta: 864
Iterating post reduction 0 with 864 rules applied. Total rules applied 865 place count 3598 transition count 5814
Reduce places removed 864 places and 0 transitions.
Ensure Unique test removed 41 transitions
Reduce isomorphic transitions removed 41 transitions.
Drop transitions removed 77 transitions
Trivial Post-agglo rules discarded 77 transitions
Performed 77 trivial Post agglomeration. Transition count delta: 77
Iterating post reduction 1 with 982 rules applied. Total rules applied 1847 place count 2734 transition count 5696
Reduce places removed 77 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 81 rules applied. Total rules applied 1928 place count 2657 transition count 5692
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 1930 place count 2655 transition count 5692
Performed 398 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 398 Pre rules applied. Total rules applied 1930 place count 2655 transition count 5294
Deduced a syphon composed of 398 places in 42 ms
Reduce places removed 398 places and 0 transitions.
Iterating global reduction 4 with 796 rules applied. Total rules applied 2726 place count 2257 transition count 5294
Discarding 127 places :
Symmetric choice reduction at 4 with 127 rule applications. Total rules 2853 place count 2130 transition count 4370
Iterating global reduction 4 with 127 rules applied. Total rules applied 2980 place count 2130 transition count 4370
Ensure Unique test removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 4 with 26 rules applied. Total rules applied 3006 place count 2130 transition count 4344
Performed 26 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 26 Pre rules applied. Total rules applied 3006 place count 2130 transition count 4318
Deduced a syphon composed of 26 places in 35 ms
Reduce places removed 26 places and 0 transitions.
Iterating global reduction 5 with 52 rules applied. Total rules applied 3058 place count 2104 transition count 4318
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 3061 place count 2101 transition count 4303
Iterating global reduction 5 with 3 rules applied. Total rules applied 3064 place count 2101 transition count 4303
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 3067 place count 2101 transition count 4300
Performed 766 Post agglomeration using F-continuation condition.Transition count delta: 766
Deduced a syphon composed of 766 places in 0 ms
Reduce places removed 766 places and 0 transitions.
Iterating global reduction 6 with 1532 rules applied. Total rules applied 4599 place count 1335 transition count 3534
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 4600 place count 1335 transition count 3533
Renaming transitions due to excessive name length > 1024 char.
Discarding 41 places :
Symmetric choice reduction at 7 with 41 rule applications. Total rules 4641 place count 1294 transition count 3038
Iterating global reduction 7 with 41 rules applied. Total rules applied 4682 place count 1294 transition count 3038
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 7 with 40 rules applied. Total rules applied 4722 place count 1294 transition count 2998
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 4724 place count 1293 transition count 2997
Drop transitions removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 8 with 10 rules applied. Total rules applied 4734 place count 1293 transition count 2987
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 8 with 5 rules applied. Total rules applied 4739 place count 1293 transition count 2982
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 9 with 5 rules applied. Total rules applied 4744 place count 1288 transition count 2982
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 10 with 1 rules applied. Total rules applied 4745 place count 1287 transition count 2981
Applied a total of 4745 rules in 697 ms. Remains 1287 /4236 variables (removed 2949) and now considering 2981/7390 (removed 4409) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 697 ms. Remains : 1287/4236 places, 2981/7390 transitions.
[2023-03-08 07:05:18] [INFO ] Flatten gal took : 54 ms
[2023-03-08 07:05:18] [INFO ] Flatten gal took : 60 ms
[2023-03-08 07:05:18] [INFO ] Input system was already deterministic with 2981 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 65 place count 4171 transition count 7258
Iterating global reduction 0 with 65 rules applied. Total rules applied 130 place count 4171 transition count 7258
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 132 place count 4171 transition count 7256
Discarding 36 places :
Symmetric choice reduction at 1 with 36 rule applications. Total rules 168 place count 4135 transition count 7218
Iterating global reduction 1 with 36 rules applied. Total rules applied 204 place count 4135 transition count 7218
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 205 place count 4135 transition count 7217
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 222 place count 4118 transition count 7200
Iterating global reduction 2 with 17 rules applied. Total rules applied 239 place count 4118 transition count 7200
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 241 place count 4118 transition count 7198
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 252 place count 4107 transition count 7187
Iterating global reduction 3 with 11 rules applied. Total rules applied 263 place count 4107 transition count 7187
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 271 place count 4099 transition count 7179
Iterating global reduction 3 with 8 rules applied. Total rules applied 279 place count 4099 transition count 7179
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 286 place count 4092 transition count 7172
Iterating global reduction 3 with 7 rules applied. Total rules applied 293 place count 4092 transition count 7172
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 297 place count 4088 transition count 7168
Iterating global reduction 3 with 4 rules applied. Total rules applied 301 place count 4088 transition count 7168
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 304 place count 4085 transition count 7165
Iterating global reduction 3 with 3 rules applied. Total rules applied 307 place count 4085 transition count 7165
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 309 place count 4083 transition count 7163
Iterating global reduction 3 with 2 rules applied. Total rules applied 311 place count 4083 transition count 7163
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 312 place count 4082 transition count 7162
Iterating global reduction 3 with 1 rules applied. Total rules applied 313 place count 4082 transition count 7162
Applied a total of 313 rules in 2599 ms. Remains 4082 /4236 variables (removed 154) and now considering 7162/7390 (removed 228) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2599 ms. Remains : 4082/4236 places, 7162/7390 transitions.
[2023-03-08 07:05:21] [INFO ] Flatten gal took : 113 ms
[2023-03-08 07:05:21] [INFO ] Flatten gal took : 126 ms
[2023-03-08 07:05:22] [INFO ] Input system was already deterministic with 7162 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Graph (trivial) has 3714 edges and 4236 vertex of which 687 / 4236 are part of one of the 50 SCC in 2 ms
Free SCC test removed 637 places
Ensure Unique test removed 711 transitions
Reduce isomorphic transitions removed 711 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 859 transitions
Trivial Post-agglo rules discarded 859 transitions
Performed 859 trivial Post agglomeration. Transition count delta: 859
Iterating post reduction 0 with 859 rules applied. Total rules applied 860 place count 3598 transition count 5819
Reduce places removed 859 places and 0 transitions.
Ensure Unique test removed 39 transitions
Reduce isomorphic transitions removed 39 transitions.
Drop transitions removed 73 transitions
Trivial Post-agglo rules discarded 73 transitions
Performed 73 trivial Post agglomeration. Transition count delta: 73
Iterating post reduction 1 with 971 rules applied. Total rules applied 1831 place count 2739 transition count 5707
Reduce places removed 73 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 75 rules applied. Total rules applied 1906 place count 2666 transition count 5705
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 3 with 3 rules applied. Total rules applied 1909 place count 2665 transition count 5703
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 1911 place count 2663 transition count 5703
Performed 401 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 401 Pre rules applied. Total rules applied 1911 place count 2663 transition count 5302
Deduced a syphon composed of 401 places in 42 ms
Reduce places removed 401 places and 0 transitions.
Iterating global reduction 5 with 802 rules applied. Total rules applied 2713 place count 2262 transition count 5302
Discarding 124 places :
Symmetric choice reduction at 5 with 124 rule applications. Total rules 2837 place count 2138 transition count 4414
Iterating global reduction 5 with 124 rules applied. Total rules applied 2961 place count 2138 transition count 4414
Ensure Unique test removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 5 with 26 rules applied. Total rules applied 2987 place count 2138 transition count 4388
Performed 26 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 26 Pre rules applied. Total rules applied 2987 place count 2138 transition count 4362
Deduced a syphon composed of 26 places in 34 ms
Reduce places removed 26 places and 0 transitions.
Iterating global reduction 6 with 52 rules applied. Total rules applied 3039 place count 2112 transition count 4362
Discarding 3 places :
Symmetric choice reduction at 6 with 3 rule applications. Total rules 3042 place count 2109 transition count 4347
Iterating global reduction 6 with 3 rules applied. Total rules applied 3045 place count 2109 transition count 4347
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 3048 place count 2109 transition count 4344
Performed 766 Post agglomeration using F-continuation condition.Transition count delta: 766
Deduced a syphon composed of 766 places in 1 ms
Reduce places removed 766 places and 0 transitions.
Iterating global reduction 7 with 1532 rules applied. Total rules applied 4580 place count 1343 transition count 3578
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 4581 place count 1343 transition count 3577
Renaming transitions due to excessive name length > 1024 char.
Discarding 41 places :
Symmetric choice reduction at 8 with 41 rule applications. Total rules 4622 place count 1302 transition count 3053
Iterating global reduction 8 with 41 rules applied. Total rules applied 4663 place count 1302 transition count 3053
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 8 with 40 rules applied. Total rules applied 4703 place count 1302 transition count 3013
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 4705 place count 1301 transition count 3012
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 9 with 11 rules applied. Total rules applied 4716 place count 1301 transition count 3001
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 9 with 5 rules applied. Total rules applied 4721 place count 1301 transition count 2996
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 10 with 5 rules applied. Total rules applied 4726 place count 1296 transition count 2996
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 11 with 1 Pre rules applied. Total rules applied 4726 place count 1296 transition count 2995
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 4728 place count 1295 transition count 2995
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 11 with 1 rules applied. Total rules applied 4729 place count 1294 transition count 2994
Applied a total of 4729 rules in 675 ms. Remains 1294 /4236 variables (removed 2942) and now considering 2994/7390 (removed 4396) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 675 ms. Remains : 1294/4236 places, 2994/7390 transitions.
[2023-03-08 07:05:22] [INFO ] Flatten gal took : 54 ms
[2023-03-08 07:05:22] [INFO ] Flatten gal took : 60 ms
[2023-03-08 07:05:23] [INFO ] Input system was already deterministic with 2994 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 66 places :
Symmetric choice reduction at 0 with 66 rule applications. Total rules 66 place count 4170 transition count 7257
Iterating global reduction 0 with 66 rules applied. Total rules applied 132 place count 4170 transition count 7257
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 134 place count 4170 transition count 7255
Discarding 37 places :
Symmetric choice reduction at 1 with 37 rule applications. Total rules 171 place count 4133 transition count 7216
Iterating global reduction 1 with 37 rules applied. Total rules applied 208 place count 4133 transition count 7216
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 209 place count 4133 transition count 7215
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 225 place count 4117 transition count 7199
Iterating global reduction 2 with 16 rules applied. Total rules applied 241 place count 4117 transition count 7199
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 243 place count 4117 transition count 7197
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 254 place count 4106 transition count 7186
Iterating global reduction 3 with 11 rules applied. Total rules applied 265 place count 4106 transition count 7186
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 273 place count 4098 transition count 7178
Iterating global reduction 3 with 8 rules applied. Total rules applied 281 place count 4098 transition count 7178
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 288 place count 4091 transition count 7171
Iterating global reduction 3 with 7 rules applied. Total rules applied 295 place count 4091 transition count 7171
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 299 place count 4087 transition count 7167
Iterating global reduction 3 with 4 rules applied. Total rules applied 303 place count 4087 transition count 7167
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 306 place count 4084 transition count 7164
Iterating global reduction 3 with 3 rules applied. Total rules applied 309 place count 4084 transition count 7164
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 311 place count 4082 transition count 7162
Iterating global reduction 3 with 2 rules applied. Total rules applied 313 place count 4082 transition count 7162
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 314 place count 4081 transition count 7161
Iterating global reduction 3 with 1 rules applied. Total rules applied 315 place count 4081 transition count 7161
Applied a total of 315 rules in 2493 ms. Remains 4081 /4236 variables (removed 155) and now considering 7161/7390 (removed 229) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2493 ms. Remains : 4081/4236 places, 7161/7390 transitions.
[2023-03-08 07:05:25] [INFO ] Flatten gal took : 111 ms
[2023-03-08 07:05:25] [INFO ] Flatten gal took : 121 ms
[2023-03-08 07:05:26] [INFO ] Input system was already deterministic with 7161 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Graph (trivial) has 3709 edges and 4236 vertex of which 681 / 4236 are part of one of the 50 SCC in 2 ms
Free SCC test removed 631 places
Ensure Unique test removed 704 transitions
Reduce isomorphic transitions removed 704 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 859 transitions
Trivial Post-agglo rules discarded 859 transitions
Performed 859 trivial Post agglomeration. Transition count delta: 859
Iterating post reduction 0 with 859 rules applied. Total rules applied 860 place count 3604 transition count 5826
Reduce places removed 859 places and 0 transitions.
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Drop transitions removed 75 transitions
Trivial Post-agglo rules discarded 75 transitions
Performed 75 trivial Post agglomeration. Transition count delta: 75
Iterating post reduction 1 with 974 rules applied. Total rules applied 1834 place count 2745 transition count 5711
Reduce places removed 75 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 79 rules applied. Total rules applied 1913 place count 2670 transition count 5707
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 1915 place count 2668 transition count 5707
Performed 401 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 401 Pre rules applied. Total rules applied 1915 place count 2668 transition count 5306
Deduced a syphon composed of 401 places in 43 ms
Reduce places removed 401 places and 0 transitions.
Iterating global reduction 4 with 802 rules applied. Total rules applied 2717 place count 2267 transition count 5306
Discarding 123 places :
Symmetric choice reduction at 4 with 123 rule applications. Total rules 2840 place count 2144 transition count 4452
Iterating global reduction 4 with 123 rules applied. Total rules applied 2963 place count 2144 transition count 4452
Ensure Unique test removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 4 with 26 rules applied. Total rules applied 2989 place count 2144 transition count 4426
Performed 26 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 26 Pre rules applied. Total rules applied 2989 place count 2144 transition count 4400
Deduced a syphon composed of 26 places in 35 ms
Reduce places removed 26 places and 0 transitions.
Iterating global reduction 5 with 52 rules applied. Total rules applied 3041 place count 2118 transition count 4400
Discarding 2 places :
Symmetric choice reduction at 5 with 2 rule applications. Total rules 3043 place count 2116 transition count 4390
Iterating global reduction 5 with 2 rules applied. Total rules applied 3045 place count 2116 transition count 4390
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 3047 place count 2116 transition count 4388
Performed 767 Post agglomeration using F-continuation condition.Transition count delta: 767
Deduced a syphon composed of 767 places in 0 ms
Reduce places removed 767 places and 0 transitions.
Iterating global reduction 6 with 1534 rules applied. Total rules applied 4581 place count 1349 transition count 3621
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 4582 place count 1349 transition count 3620
Renaming transitions due to excessive name length > 1024 char.
Discarding 42 places :
Symmetric choice reduction at 7 with 42 rule applications. Total rules 4624 place count 1307 transition count 3091
Iterating global reduction 7 with 42 rules applied. Total rules applied 4666 place count 1307 transition count 3091
Ensure Unique test removed 41 transitions
Reduce isomorphic transitions removed 41 transitions.
Iterating post reduction 7 with 41 rules applied. Total rules applied 4707 place count 1307 transition count 3050
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 4709 place count 1306 transition count 3049
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 8 with 9 rules applied. Total rules applied 4718 place count 1306 transition count 3040
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 8 with 4 rules applied. Total rules applied 4722 place count 1306 transition count 3036
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 9 with 4 rules applied. Total rules applied 4726 place count 1302 transition count 3036
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 10 with 1 rules applied. Total rules applied 4727 place count 1301 transition count 3035
Applied a total of 4727 rules in 663 ms. Remains 1301 /4236 variables (removed 2935) and now considering 3035/7390 (removed 4355) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 664 ms. Remains : 1301/4236 places, 3035/7390 transitions.
[2023-03-08 07:05:26] [INFO ] Flatten gal took : 53 ms
[2023-03-08 07:05:26] [INFO ] Flatten gal took : 57 ms
[2023-03-08 07:05:27] [INFO ] Input system was already deterministic with 3035 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 60 places :
Symmetric choice reduction at 0 with 60 rule applications. Total rules 60 place count 4176 transition count 7263
Iterating global reduction 0 with 60 rules applied. Total rules applied 120 place count 4176 transition count 7263
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 122 place count 4176 transition count 7261
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 157 place count 4141 transition count 7224
Iterating global reduction 1 with 35 rules applied. Total rules applied 192 place count 4141 transition count 7224
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 193 place count 4141 transition count 7223
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 207 place count 4127 transition count 7209
Iterating global reduction 2 with 14 rules applied. Total rules applied 221 place count 4127 transition count 7209
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 223 place count 4127 transition count 7207
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 231 place count 4119 transition count 7199
Iterating global reduction 3 with 8 rules applied. Total rules applied 239 place count 4119 transition count 7199
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 245 place count 4113 transition count 7193
Iterating global reduction 3 with 6 rules applied. Total rules applied 251 place count 4113 transition count 7193
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 256 place count 4108 transition count 7188
Iterating global reduction 3 with 5 rules applied. Total rules applied 261 place count 4108 transition count 7188
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 264 place count 4105 transition count 7185
Iterating global reduction 3 with 3 rules applied. Total rules applied 267 place count 4105 transition count 7185
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 268 place count 4104 transition count 7184
Iterating global reduction 3 with 1 rules applied. Total rules applied 269 place count 4104 transition count 7184
Applied a total of 269 rules in 2070 ms. Remains 4104 /4236 variables (removed 132) and now considering 7184/7390 (removed 206) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2071 ms. Remains : 4104/4236 places, 7184/7390 transitions.
[2023-03-08 07:05:29] [INFO ] Flatten gal took : 110 ms
[2023-03-08 07:05:29] [INFO ] Flatten gal took : 121 ms
[2023-03-08 07:05:29] [INFO ] Input system was already deterministic with 7184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 68 places :
Symmetric choice reduction at 0 with 68 rule applications. Total rules 68 place count 4168 transition count 7255
Iterating global reduction 0 with 68 rules applied. Total rules applied 136 place count 4168 transition count 7255
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 138 place count 4168 transition count 7253
Discarding 39 places :
Symmetric choice reduction at 1 with 39 rule applications. Total rules 177 place count 4129 transition count 7212
Iterating global reduction 1 with 39 rules applied. Total rules applied 216 place count 4129 transition count 7212
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 217 place count 4129 transition count 7211
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 234 place count 4112 transition count 7194
Iterating global reduction 2 with 17 rules applied. Total rules applied 251 place count 4112 transition count 7194
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 253 place count 4112 transition count 7192
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 264 place count 4101 transition count 7181
Iterating global reduction 3 with 11 rules applied. Total rules applied 275 place count 4101 transition count 7181
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 283 place count 4093 transition count 7173
Iterating global reduction 3 with 8 rules applied. Total rules applied 291 place count 4093 transition count 7173
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 298 place count 4086 transition count 7166
Iterating global reduction 3 with 7 rules applied. Total rules applied 305 place count 4086 transition count 7166
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 309 place count 4082 transition count 7162
Iterating global reduction 3 with 4 rules applied. Total rules applied 313 place count 4082 transition count 7162
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 316 place count 4079 transition count 7159
Iterating global reduction 3 with 3 rules applied. Total rules applied 319 place count 4079 transition count 7159
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 321 place count 4077 transition count 7157
Iterating global reduction 3 with 2 rules applied. Total rules applied 323 place count 4077 transition count 7157
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 324 place count 4076 transition count 7156
Iterating global reduction 3 with 1 rules applied. Total rules applied 325 place count 4076 transition count 7156
Applied a total of 325 rules in 2634 ms. Remains 4076 /4236 variables (removed 160) and now considering 7156/7390 (removed 234) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2634 ms. Remains : 4076/4236 places, 7156/7390 transitions.
[2023-03-08 07:05:32] [INFO ] Flatten gal took : 112 ms
[2023-03-08 07:05:32] [INFO ] Flatten gal took : 134 ms
[2023-03-08 07:05:32] [INFO ] Input system was already deterministic with 7156 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 62 places :
Symmetric choice reduction at 0 with 62 rule applications. Total rules 62 place count 4174 transition count 7261
Iterating global reduction 0 with 62 rules applied. Total rules applied 124 place count 4174 transition count 7261
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 126 place count 4174 transition count 7259
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 159 place count 4141 transition count 7224
Iterating global reduction 1 with 33 rules applied. Total rules applied 192 place count 4141 transition count 7224
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 193 place count 4141 transition count 7223
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 207 place count 4127 transition count 7209
Iterating global reduction 2 with 14 rules applied. Total rules applied 221 place count 4127 transition count 7209
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 223 place count 4127 transition count 7207
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 231 place count 4119 transition count 7199
Iterating global reduction 3 with 8 rules applied. Total rules applied 239 place count 4119 transition count 7199
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 245 place count 4113 transition count 7193
Iterating global reduction 3 with 6 rules applied. Total rules applied 251 place count 4113 transition count 7193
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 257 place count 4107 transition count 7187
Iterating global reduction 3 with 6 rules applied. Total rules applied 263 place count 4107 transition count 7187
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 266 place count 4104 transition count 7184
Iterating global reduction 3 with 3 rules applied. Total rules applied 269 place count 4104 transition count 7184
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 272 place count 4101 transition count 7181
Iterating global reduction 3 with 3 rules applied. Total rules applied 275 place count 4101 transition count 7181
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 277 place count 4099 transition count 7179
Iterating global reduction 3 with 2 rules applied. Total rules applied 279 place count 4099 transition count 7179
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 280 place count 4098 transition count 7178
Iterating global reduction 3 with 1 rules applied. Total rules applied 281 place count 4098 transition count 7178
Applied a total of 281 rules in 2473 ms. Remains 4098 /4236 variables (removed 138) and now considering 7178/7390 (removed 212) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2473 ms. Remains : 4098/4236 places, 7178/7390 transitions.
[2023-03-08 07:05:35] [INFO ] Flatten gal took : 115 ms
[2023-03-08 07:05:35] [INFO ] Flatten gal took : 123 ms
[2023-03-08 07:05:35] [INFO ] Input system was already deterministic with 7178 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4236/4236 places, 7390/7390 transitions.
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 65 place count 4171 transition count 7258
Iterating global reduction 0 with 65 rules applied. Total rules applied 130 place count 4171 transition count 7258
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 132 place count 4171 transition count 7256
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 167 place count 4136 transition count 7219
Iterating global reduction 1 with 35 rules applied. Total rules applied 202 place count 4136 transition count 7219
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 203 place count 4136 transition count 7218
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 219 place count 4120 transition count 7202
Iterating global reduction 2 with 16 rules applied. Total rules applied 235 place count 4120 transition count 7202
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 237 place count 4120 transition count 7200
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 248 place count 4109 transition count 7189
Iterating global reduction 3 with 11 rules applied. Total rules applied 259 place count 4109 transition count 7189
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 267 place count 4101 transition count 7181
Iterating global reduction 3 with 8 rules applied. Total rules applied 275 place count 4101 transition count 7181
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 282 place count 4094 transition count 7174
Iterating global reduction 3 with 7 rules applied. Total rules applied 289 place count 4094 transition count 7174
Discarding 4 places :
Symmetric choice reduction at 3 with 4 rule applications. Total rules 293 place count 4090 transition count 7170
Iterating global reduction 3 with 4 rules applied. Total rules applied 297 place count 4090 transition count 7170
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 300 place count 4087 transition count 7167
Iterating global reduction 3 with 3 rules applied. Total rules applied 303 place count 4087 transition count 7167
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 305 place count 4085 transition count 7165
Iterating global reduction 3 with 2 rules applied. Total rules applied 307 place count 4085 transition count 7165
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 308 place count 4084 transition count 7164
Iterating global reduction 3 with 1 rules applied. Total rules applied 309 place count 4084 transition count 7164
Applied a total of 309 rules in 2466 ms. Remains 4084 /4236 variables (removed 152) and now considering 7164/7390 (removed 226) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2466 ms. Remains : 4084/4236 places, 7164/7390 transitions.
[2023-03-08 07:05:38] [INFO ] Flatten gal took : 110 ms
[2023-03-08 07:05:38] [INFO ] Flatten gal took : 123 ms
[2023-03-08 07:05:38] [INFO ] Input system was already deterministic with 7164 transitions.
[2023-03-08 07:05:39] [INFO ] Flatten gal took : 121 ms
[2023-03-08 07:05:39] [INFO ] Flatten gal took : 129 ms
[2023-03-08 07:05:39] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 07:05:39] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 4236 places, 7390 transitions and 21750 arcs took 28 ms.
Total runtime 92928 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCflexbar-PT-3b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA DLCflexbar-PT-3b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678259797915

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 52 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 57 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 54 (type EXCL) for 18 DLCflexbar-PT-3b-CTLFireability-06
lola: time limit : 168 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 52 (type FNDP) for 18 DLCflexbar-PT-3b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 18 DLCflexbar-PT-3b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SRCH) for 18 DLCflexbar-PT-3b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 54 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-06
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 52 (type FNDP) for DLCflexbar-PT-3b-CTLFireability-06 (obsolete)
lola: CANCELED task # 53 (type EQUN) for DLCflexbar-PT-3b-CTLFireability-06 (obsolete)
lola: CANCELED task # 55 (type SRCH) for DLCflexbar-PT-3b-CTLFireability-06 (obsolete)
lola: FINISHED task # 55 (type SRCH) for DLCflexbar-PT-3b-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 52 (type FNDP) for DLCflexbar-PT-3b-CTLFireability-06
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 53 (type EQUN) for DLCflexbar-PT-3b-CTLFireability-06
lola: result : unknown
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 28 (type EXCL) for 27 DLCflexbar-PT-3b-CTLFireability-09
lola: time limit : 186 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 2/186 1/32 DLCflexbar-PT-3b-CTLFireability-09 5796 m, 1159 m/sec, 45960 t fired, .

Time elapsed: 62 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 7/221 1/32 DLCflexbar-PT-3b-CTLFireability-09 56382 m, 10117 m/sec, 457413 t fired, .

Time elapsed: 67 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 12/221 2/32 DLCflexbar-PT-3b-CTLFireability-09 144192 m, 17562 m/sec, 1197022 t fired, .

Time elapsed: 72 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 17/221 2/32 DLCflexbar-PT-3b-CTLFireability-09 239774 m, 19116 m/sec, 1945155 t fired, .

Time elapsed: 77 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 22/221 3/32 DLCflexbar-PT-3b-CTLFireability-09 341329 m, 20311 m/sec, 2695766 t fired, .

Time elapsed: 82 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 27/221 4/32 DLCflexbar-PT-3b-CTLFireability-09 444152 m, 20564 m/sec, 3450380 t fired, .

Time elapsed: 87 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 32/221 5/32 DLCflexbar-PT-3b-CTLFireability-09 546761 m, 20521 m/sec, 4208221 t fired, .

Time elapsed: 92 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 37/221 5/32 DLCflexbar-PT-3b-CTLFireability-09 646226 m, 19893 m/sec, 4960927 t fired, .

Time elapsed: 97 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 42/221 6/32 DLCflexbar-PT-3b-CTLFireability-09 741366 m, 19028 m/sec, 5711459 t fired, .

Time elapsed: 102 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 47/221 7/32 DLCflexbar-PT-3b-CTLFireability-09 834466 m, 18620 m/sec, 6465738 t fired, .

Time elapsed: 107 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 52/221 7/32 DLCflexbar-PT-3b-CTLFireability-09 932248 m, 19556 m/sec, 7213562 t fired, .

Time elapsed: 112 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 57/221 8/32 DLCflexbar-PT-3b-CTLFireability-09 1028174 m, 19185 m/sec, 7962618 t fired, .

Time elapsed: 117 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 62/221 9/32 DLCflexbar-PT-3b-CTLFireability-09 1122152 m, 18795 m/sec, 8711715 t fired, .

Time elapsed: 122 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 67/221 9/32 DLCflexbar-PT-3b-CTLFireability-09 1218104 m, 19190 m/sec, 9458295 t fired, .

Time elapsed: 127 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 72/221 10/32 DLCflexbar-PT-3b-CTLFireability-09 1312068 m, 18792 m/sec, 10201975 t fired, .

Time elapsed: 132 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 77/221 10/32 DLCflexbar-PT-3b-CTLFireability-09 1401818 m, 17950 m/sec, 10939596 t fired, .

Time elapsed: 137 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 82/221 11/32 DLCflexbar-PT-3b-CTLFireability-09 1499475 m, 19531 m/sec, 11690661 t fired, .

Time elapsed: 142 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 87/221 12/32 DLCflexbar-PT-3b-CTLFireability-09 1602555 m, 20616 m/sec, 12450507 t fired, .

Time elapsed: 147 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 92/221 13/32 DLCflexbar-PT-3b-CTLFireability-09 1703189 m, 20126 m/sec, 13212750 t fired, .

Time elapsed: 152 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 97/221 14/32 DLCflexbar-PT-3b-CTLFireability-09 1801699 m, 19702 m/sec, 13970346 t fired, .

Time elapsed: 157 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 102/221 14/32 DLCflexbar-PT-3b-CTLFireability-09 1901683 m, 19996 m/sec, 14728083 t fired, .

Time elapsed: 162 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 107/221 15/32 DLCflexbar-PT-3b-CTLFireability-09 1999292 m, 19521 m/sec, 15482304 t fired, .

Time elapsed: 167 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 112/221 16/32 DLCflexbar-PT-3b-CTLFireability-09 2096754 m, 19492 m/sec, 16233469 t fired, .

Time elapsed: 172 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 117/221 16/32 DLCflexbar-PT-3b-CTLFireability-09 2193630 m, 19375 m/sec, 16988628 t fired, .

Time elapsed: 177 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 122/221 17/32 DLCflexbar-PT-3b-CTLFireability-09 2291888 m, 19651 m/sec, 17735429 t fired, .

Time elapsed: 182 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 127/221 18/32 DLCflexbar-PT-3b-CTLFireability-09 2390829 m, 19788 m/sec, 18490611 t fired, .

Time elapsed: 187 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 132/221 18/32 DLCflexbar-PT-3b-CTLFireability-09 2486565 m, 19147 m/sec, 19241957 t fired, .

Time elapsed: 192 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 137/221 19/32 DLCflexbar-PT-3b-CTLFireability-09 2579143 m, 18515 m/sec, 19989233 t fired, .

Time elapsed: 197 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 142/221 20/32 DLCflexbar-PT-3b-CTLFireability-09 2671515 m, 18474 m/sec, 20738209 t fired, .

Time elapsed: 202 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 147/221 20/32 DLCflexbar-PT-3b-CTLFireability-09 2768322 m, 19361 m/sec, 21487662 t fired, .

Time elapsed: 207 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 152/221 21/32 DLCflexbar-PT-3b-CTLFireability-09 2862548 m, 18845 m/sec, 22230527 t fired, .

Time elapsed: 212 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 157/221 21/32 DLCflexbar-PT-3b-CTLFireability-09 2956745 m, 18839 m/sec, 22969574 t fired, .

Time elapsed: 217 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 162/221 22/32 DLCflexbar-PT-3b-CTLFireability-09 3052656 m, 19182 m/sec, 23713818 t fired, .

Time elapsed: 222 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 167/221 23/32 DLCflexbar-PT-3b-CTLFireability-09 3151452 m, 19759 m/sec, 24456031 t fired, .

Time elapsed: 227 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 172/221 23/32 DLCflexbar-PT-3b-CTLFireability-09 3247924 m, 19294 m/sec, 25194712 t fired, .

Time elapsed: 232 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 177/221 24/32 DLCflexbar-PT-3b-CTLFireability-09 3344902 m, 19395 m/sec, 25935389 t fired, .

Time elapsed: 237 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 182/221 25/32 DLCflexbar-PT-3b-CTLFireability-09 3438505 m, 18720 m/sec, 26686877 t fired, .

Time elapsed: 242 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 187/221 25/32 DLCflexbar-PT-3b-CTLFireability-09 3537013 m, 19701 m/sec, 27438898 t fired, .

Time elapsed: 247 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 192/221 26/32 DLCflexbar-PT-3b-CTLFireability-09 3632128 m, 19023 m/sec, 28188721 t fired, .

Time elapsed: 252 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 197/221 27/32 DLCflexbar-PT-3b-CTLFireability-09 3729534 m, 19481 m/sec, 28931908 t fired, .

Time elapsed: 257 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 202/221 27/32 DLCflexbar-PT-3b-CTLFireability-09 3829608 m, 20014 m/sec, 29691903 t fired, .

Time elapsed: 262 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 207/221 28/32 DLCflexbar-PT-3b-CTLFireability-09 3929677 m, 20013 m/sec, 30446659 t fired, .

Time elapsed: 267 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 212/221 29/32 DLCflexbar-PT-3b-CTLFireability-09 4029654 m, 19995 m/sec, 31196308 t fired, .

Time elapsed: 272 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 217/221 30/32 DLCflexbar-PT-3b-CTLFireability-09 4128034 m, 19676 m/sec, 31950249 t fired, .

Time elapsed: 277 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-09 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 1 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 282 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 DLCflexbar-PT-3b-CTLFireability-15
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 28 (type EXCL) for 27 DLCflexbar-PT-3b-CTLFireability-09
lola: time limit : 3318 sec
lola: memory limit: 5 pages
lola: FINISHED task # 50 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-15
lola: result : true
lola: markings : 38
lola: fired transitions : 76
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/221 1/5 DLCflexbar-PT-3b-CTLFireability-09 91698 m, -807267 m/sec, 753059 t fired, .

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/221 2/5 DLCflexbar-PT-3b-CTLFireability-09 181380 m, 17936 m/sec, 1510535 t fired, .

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/221 3/5 DLCflexbar-PT-3b-CTLFireability-09 282152 m, 20154 m/sec, 2256374 t fired, .

Time elapsed: 297 secs. Pages in use: 33
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/221 3/5 DLCflexbar-PT-3b-CTLFireability-09 383737 m, 20317 m/sec, 3010638 t fired, .

Time elapsed: 302 secs. Pages in use: 33
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/221 4/5 DLCflexbar-PT-3b-CTLFireability-09 487185 m, 20689 m/sec, 3762045 t fired, .

Time elapsed: 307 secs. Pages in use: 34
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/221 5/5 DLCflexbar-PT-3b-CTLFireability-09 587348 m, 20032 m/sec, 4517017 t fired, .

Time elapsed: 312 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 317 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 DLCflexbar-PT-3b-CTLFireability-14
lola: time limit : 234 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/234 4/32 DLCflexbar-PT-3b-CTLFireability-14 181737 m, 36347 m/sec, 199899 t fired, .

Time elapsed: 322 secs. Pages in use: 35
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 11/234 7/32 DLCflexbar-PT-3b-CTLFireability-14 359705 m, 35593 m/sec, 397661 t fired, .

Time elapsed: 328 secs. Pages in use: 37
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 16/234 11/32 DLCflexbar-PT-3b-CTLFireability-14 541335 m, 36326 m/sec, 598223 t fired, .

Time elapsed: 333 secs. Pages in use: 41
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 21/234 14/32 DLCflexbar-PT-3b-CTLFireability-14 719426 m, 35618 m/sec, 796226 t fired, .

Time elapsed: 338 secs. Pages in use: 44
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 26/234 17/32 DLCflexbar-PT-3b-CTLFireability-14 897071 m, 35529 m/sec, 992496 t fired, .

Time elapsed: 343 secs. Pages in use: 47
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 31/234 20/32 DLCflexbar-PT-3b-CTLFireability-14 1075037 m, 35593 m/sec, 1190340 t fired, .

Time elapsed: 348 secs. Pages in use: 50
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 36/234 23/32 DLCflexbar-PT-3b-CTLFireability-14 1252869 m, 35566 m/sec, 1387594 t fired, .

Time elapsed: 353 secs. Pages in use: 53
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 41/234 26/32 DLCflexbar-PT-3b-CTLFireability-14 1433100 m, 36046 m/sec, 1588232 t fired, .

Time elapsed: 358 secs. Pages in use: 56
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 46/234 30/32 DLCflexbar-PT-3b-CTLFireability-14 1609550 m, 35290 m/sec, 1784590 t fired, .

Time elapsed: 363 secs. Pages in use: 60
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 368 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 DLCflexbar-PT-3b-CTLFireability-13
lola: time limit : 248 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-13
lola: result : false
lola: markings : 37
lola: fired transitions : 74
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DLCflexbar-PT-3b-CTLFireability-12
lola: time limit : 269 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/269 8/32 DLCflexbar-PT-3b-CTLFireability-12 184418 m, 36883 m/sec, 186163 t fired, .

Time elapsed: 373 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/269 14/32 DLCflexbar-PT-3b-CTLFireability-12 321362 m, 27388 m/sec, 323695 t fired, .

Time elapsed: 378 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/269 17/32 DLCflexbar-PT-3b-CTLFireability-12 431872 m, 22102 m/sec, 434653 t fired, .

Time elapsed: 383 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/269 23/32 DLCflexbar-PT-3b-CTLFireability-12 632270 m, 40079 m/sec, 636415 t fired, .

Time elapsed: 388 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/269 27/32 DLCflexbar-PT-3b-CTLFireability-12 842318 m, 42009 m/sec, 848040 t fired, .

Time elapsed: 393 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/269 31/32 DLCflexbar-PT-3b-CTLFireability-12 1051706 m, 41877 m/sec, 1058990 t fired, .

Time elapsed: 398 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 403 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 30 DLCflexbar-PT-3b-CTLFireability-10
lola: time limit : 290 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/290 4/32 DLCflexbar-PT-3b-CTLFireability-10 176771 m, 35354 m/sec, 194442 t fired, .

Time elapsed: 408 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/290 7/32 DLCflexbar-PT-3b-CTLFireability-10 350616 m, 34769 m/sec, 387471 t fired, .

Time elapsed: 413 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/290 11/32 DLCflexbar-PT-3b-CTLFireability-10 533594 m, 36595 m/sec, 589622 t fired, .

Time elapsed: 418 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/290 14/32 DLCflexbar-PT-3b-CTLFireability-10 713017 m, 35884 m/sec, 789081 t fired, .

Time elapsed: 423 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/290 17/32 DLCflexbar-PT-3b-CTLFireability-10 893518 m, 36100 m/sec, 988574 t fired, .

Time elapsed: 428 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/290 20/32 DLCflexbar-PT-3b-CTLFireability-10 1073451 m, 35986 m/sec, 1188567 t fired, .

Time elapsed: 433 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/290 23/32 DLCflexbar-PT-3b-CTLFireability-10 1253460 m, 36001 m/sec, 1388232 t fired, .

Time elapsed: 438 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/290 26/32 DLCflexbar-PT-3b-CTLFireability-10 1435721 m, 36452 m/sec, 1591127 t fired, .

Time elapsed: 443 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/290 30/32 DLCflexbar-PT-3b-CTLFireability-10 1614533 m, 35762 m/sec, 1790268 t fired, .

Time elapsed: 448 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 453 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 30 DLCflexbar-PT-3b-CTLFireability-10
lola: time limit : 314 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/314 4/32 DLCflexbar-PT-3b-CTLFireability-10 183309 m, 36661 m/sec, 201600 t fired, .

Time elapsed: 458 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/314 7/32 DLCflexbar-PT-3b-CTLFireability-10 357800 m, 34898 m/sec, 395493 t fired, .

Time elapsed: 463 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/314 11/32 DLCflexbar-PT-3b-CTLFireability-10 536669 m, 35773 m/sec, 593011 t fired, .

Time elapsed: 468 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/314 14/32 DLCflexbar-PT-3b-CTLFireability-10 714675 m, 35601 m/sec, 790936 t fired, .

Time elapsed: 473 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/314 17/32 DLCflexbar-PT-3b-CTLFireability-10 895779 m, 36220 m/sec, 991072 t fired, .

Time elapsed: 478 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/314 20/32 DLCflexbar-PT-3b-CTLFireability-10 1074926 m, 35829 m/sec, 1190213 t fired, .

Time elapsed: 483 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/314 23/32 DLCflexbar-PT-3b-CTLFireability-10 1250663 m, 35147 m/sec, 1385151 t fired, .

Time elapsed: 488 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 40/314 26/32 DLCflexbar-PT-3b-CTLFireability-10 1431519 m, 36171 m/sec, 1586489 t fired, .

Time elapsed: 493 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 45/314 30/32 DLCflexbar-PT-3b-CTLFireability-10 1608483 m, 35392 m/sec, 1783269 t fired, .

Time elapsed: 498 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 503 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 DLCflexbar-PT-3b-CTLFireability-08
lola: time limit : 344 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-08
lola: result : false
lola: markings : 38
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DLCflexbar-PT-3b-CTLFireability-04
lola: time limit : 387 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/387 4/32 DLCflexbar-PT-3b-CTLFireability-04 179803 m, 35960 m/sec, 197762 t fired, .

Time elapsed: 508 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/387 7/32 DLCflexbar-PT-3b-CTLFireability-04 354274 m, 34894 m/sec, 391552 t fired, .

Time elapsed: 513 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/387 11/32 DLCflexbar-PT-3b-CTLFireability-04 533422 m, 35829 m/sec, 589433 t fired, .

Time elapsed: 518 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/387 14/32 DLCflexbar-PT-3b-CTLFireability-04 711115 m, 35538 m/sec, 786970 t fired, .

Time elapsed: 523 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/387 17/32 DLCflexbar-PT-3b-CTLFireability-04 890447 m, 35866 m/sec, 985218 t fired, .

Time elapsed: 528 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/387 20/32 DLCflexbar-PT-3b-CTLFireability-04 1070329 m, 35976 m/sec, 1185044 t fired, .

Time elapsed: 533 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/387 23/32 DLCflexbar-PT-3b-CTLFireability-04 1248258 m, 35585 m/sec, 1382481 t fired, .

Time elapsed: 538 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/387 26/32 DLCflexbar-PT-3b-CTLFireability-04 1430524 m, 36453 m/sec, 1585380 t fired, .

Time elapsed: 543 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/387 30/32 DLCflexbar-PT-3b-CTLFireability-04 1609849 m, 35865 m/sec, 1784949 t fired, .

Time elapsed: 548 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 553 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 DLCflexbar-PT-3b-CTLFireability-03
lola: time limit : 435 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-03
lola: result : true
lola: markings : 38
lola: fired transitions : 152
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-3b-CTLFireability-01
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-01
lola: result : true
lola: markings : 1734
lola: fired transitions : 5202
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-3b-CTLFireability-00
lola: time limit : 609 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/609 3/32 DLCflexbar-PT-3b-CTLFireability-00 116050 m, 23210 m/sec, 132912 t fired, .

Time elapsed: 558 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/609 6/32 DLCflexbar-PT-3b-CTLFireability-00 234697 m, 23729 m/sec, 270015 t fired, .

Time elapsed: 563 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/609 8/32 DLCflexbar-PT-3b-CTLFireability-00 351832 m, 23427 m/sec, 406846 t fired, .

Time elapsed: 568 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/609 11/32 DLCflexbar-PT-3b-CTLFireability-00 469764 m, 23586 m/sec, 543971 t fired, .

Time elapsed: 573 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/609 13/32 DLCflexbar-PT-3b-CTLFireability-00 586867 m, 23420 m/sec, 681922 t fired, .

Time elapsed: 578 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/609 16/32 DLCflexbar-PT-3b-CTLFireability-00 704130 m, 23452 m/sec, 819204 t fired, .

Time elapsed: 583 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/609 18/32 DLCflexbar-PT-3b-CTLFireability-00 821215 m, 23417 m/sec, 956377 t fired, .

Time elapsed: 588 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/609 21/32 DLCflexbar-PT-3b-CTLFireability-00 937823 m, 23321 m/sec, 1094054 t fired, .

Time elapsed: 593 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/609 23/32 DLCflexbar-PT-3b-CTLFireability-00 1054132 m, 23261 m/sec, 1231830 t fired, .

Time elapsed: 598 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/609 25/32 DLCflexbar-PT-3b-CTLFireability-00 1171426 m, 23458 m/sec, 1368729 t fired, .

Time elapsed: 603 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/609 27/32 DLCflexbar-PT-3b-CTLFireability-00 1285578 m, 22830 m/sec, 1506054 t fired, .

Time elapsed: 608 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/609 30/32 DLCflexbar-PT-3b-CTLFireability-00 1400865 m, 23057 m/sec, 1643870 t fired, .

Time elapsed: 613 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/609 32/32 DLCflexbar-PT-3b-CTLFireability-00 1517509 m, 23328 m/sec, 1781045 t fired, .

Time elapsed: 618 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 623 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 DLCflexbar-PT-3b-CTLFireability-07
lola: time limit : 744 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-07
lola: result : true
lola: markings : 320
lola: fired transitions : 320
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DLCflexbar-PT-3b-CTLFireability-05
lola: time limit : 992 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-05
lola: result : false
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCflexbar-PT-3b-CTLFireability-02
lola: time limit : 1488 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-05: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1488 1/32 DLCflexbar-PT-3b-CTLFireability-02 99586 m, 19917 m/sec, 645788 t fired, .

Time elapsed: 628 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-05: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1488 2/32 DLCflexbar-PT-3b-CTLFireability-02 193584 m, 18799 m/sec, 1263421 t fired, .

Time elapsed: 633 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-05: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/1488 3/32 DLCflexbar-PT-3b-CTLFireability-02 286887 m, 18660 m/sec, 1881480 t fired, .

Time elapsed: 638 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-05: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/1488 3/32 DLCflexbar-PT-3b-CTLFireability-02 380029 m, 18628 m/sec, 2499673 t fired, .

Time elapsed: 643 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-05: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/1488 4/32 DLCflexbar-PT-3b-CTLFireability-02 474108 m, 18815 m/sec, 3123204 t fired, .

Time elapsed: 648 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-01: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-05: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-06: EF true state space
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/1488 5/32 DLCflexbar-PT-3b-CTLFireability-02 567102 m, 18598 m/sec, 3742956 t fired, .

Time elapsed: 653 secs. Pages in use: 62
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 491 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-3b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCflexbar-PT-3b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478400530"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-3b.tgz
mv DLCflexbar-PT-3b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;