About the Execution of LoLa+red for DLCflexbar-PT-2b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13569.775 | 815543.00 | 842533.00 | 3149.20 | F??????T??TTT?FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478400514.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DLCflexbar-PT-2b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478400514
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 7.3K Feb 25 15:02 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 25 15:02 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 25 15:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 15:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 15:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 129K Feb 25 15:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 25 15:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 25 15:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.5M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-2b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678257233942
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-2b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 06:33:55] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 06:33:55] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 06:33:55] [INFO ] Load time of PNML (sax parser for PT used): 192 ms
[2023-03-08 06:33:55] [INFO ] Transformed 4456 places.
[2023-03-08 06:33:55] [INFO ] Transformed 6272 transitions.
[2023-03-08 06:33:55] [INFO ] Found NUPN structural information;
[2023-03-08 06:33:55] [INFO ] Parsed PT model containing 4456 places and 6272 transitions and 16411 arcs in 336 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Support contains 117 out of 4456 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4456/4456 places, 6272/6272 transitions.
Discarding 717 places :
Symmetric choice reduction at 0 with 717 rule applications. Total rules 717 place count 3739 transition count 5555
Iterating global reduction 0 with 717 rules applied. Total rules applied 1434 place count 3739 transition count 5555
Discarding 587 places :
Symmetric choice reduction at 0 with 587 rule applications. Total rules 2021 place count 3152 transition count 4968
Iterating global reduction 0 with 587 rules applied. Total rules applied 2608 place count 3152 transition count 4968
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 2612 place count 3152 transition count 4964
Discarding 148 places :
Symmetric choice reduction at 1 with 148 rule applications. Total rules 2760 place count 3004 transition count 4755
Iterating global reduction 1 with 148 rules applied. Total rules applied 2908 place count 3004 transition count 4755
Discarding 131 places :
Symmetric choice reduction at 1 with 131 rule applications. Total rules 3039 place count 2873 transition count 4624
Iterating global reduction 1 with 131 rules applied. Total rules applied 3170 place count 2873 transition count 4624
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 3185 place count 2873 transition count 4609
Discarding 58 places :
Symmetric choice reduction at 2 with 58 rule applications. Total rules 3243 place count 2815 transition count 4551
Iterating global reduction 2 with 58 rules applied. Total rules applied 3301 place count 2815 transition count 4551
Discarding 57 places :
Symmetric choice reduction at 2 with 57 rule applications. Total rules 3358 place count 2758 transition count 4494
Iterating global reduction 2 with 57 rules applied. Total rules applied 3415 place count 2758 transition count 4494
Discarding 55 places :
Symmetric choice reduction at 2 with 55 rule applications. Total rules 3470 place count 2703 transition count 4439
Iterating global reduction 2 with 55 rules applied. Total rules applied 3525 place count 2703 transition count 4439
Discarding 51 places :
Symmetric choice reduction at 2 with 51 rule applications. Total rules 3576 place count 2652 transition count 4388
Iterating global reduction 2 with 51 rules applied. Total rules applied 3627 place count 2652 transition count 4388
Discarding 33 places :
Symmetric choice reduction at 2 with 33 rule applications. Total rules 3660 place count 2619 transition count 4355
Iterating global reduction 2 with 33 rules applied. Total rules applied 3693 place count 2619 transition count 4355
Discarding 33 places :
Symmetric choice reduction at 2 with 33 rule applications. Total rules 3726 place count 2586 transition count 4322
Iterating global reduction 2 with 33 rules applied. Total rules applied 3759 place count 2586 transition count 4322
Applied a total of 3759 rules in 1902 ms. Remains 2586 /4456 variables (removed 1870) and now considering 4322/6272 (removed 1950) transitions.
// Phase 1: matrix 4322 rows 2586 cols
[2023-03-08 06:33:58] [INFO ] Computed 196 place invariants in 43 ms
[2023-03-08 06:33:59] [INFO ] Implicit Places using invariants in 922 ms returned []
[2023-03-08 06:33:59] [INFO ] Invariant cache hit.
[2023-03-08 06:34:01] [INFO ] Implicit Places using invariants and state equation in 2307 ms returned []
Implicit Place search using SMT with State Equation took 3254 ms to find 0 implicit places.
[2023-03-08 06:34:01] [INFO ] Invariant cache hit.
[2023-03-08 06:34:03] [INFO ] Dead Transitions using invariants and state equation in 1960 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 2586/4456 places, 4322/6272 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7120 ms. Remains : 2586/4456 places, 4322/6272 transitions.
Support contains 117 out of 2586 places after structural reductions.
[2023-03-08 06:34:03] [INFO ] Flatten gal took : 242 ms
[2023-03-08 06:34:03] [INFO ] Flatten gal took : 133 ms
[2023-03-08 06:34:04] [INFO ] Input system was already deterministic with 4322 transitions.
Support contains 114 out of 2586 places (down from 117) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 591 ms. (steps per millisecond=16 ) properties (out of 67) seen :41
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 26) seen :0
Running SMT prover for 26 properties.
[2023-03-08 06:34:04] [INFO ] Invariant cache hit.
[2023-03-08 06:34:06] [INFO ] [Real]Absence check using 196 positive place invariants in 142 ms returned sat
[2023-03-08 06:34:06] [INFO ] After 1839ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:26
[2023-03-08 06:34:08] [INFO ] [Nat]Absence check using 196 positive place invariants in 143 ms returned sat
[2023-03-08 06:34:13] [INFO ] After 4064ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :26
[2023-03-08 06:34:18] [INFO ] After 9632ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :26
Attempting to minimize the solution found.
Minimization took 2666 ms.
[2023-03-08 06:34:21] [INFO ] After 14602ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :26
Fused 26 Parikh solutions to 15 different solutions.
Parikh walk visited 19 properties in 658 ms.
Support contains 11 out of 2586 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Graph (trivial) has 2322 edges and 2586 vertex of which 490 / 2586 are part of one of the 36 SCC in 9 ms
Free SCC test removed 454 places
Drop transitions removed 518 transitions
Ensure Unique test removed 24 transitions
Reduce isomorphic transitions removed 542 transitions.
Drop transitions removed 529 transitions
Trivial Post-agglo rules discarded 529 transitions
Performed 529 trivial Post agglomeration. Transition count delta: 529
Iterating post reduction 0 with 529 rules applied. Total rules applied 530 place count 2132 transition count 3251
Reduce places removed 529 places and 0 transitions.
Ensure Unique test removed 29 transitions
Reduce isomorphic transitions removed 29 transitions.
Drop transitions removed 55 transitions
Trivial Post-agglo rules discarded 55 transitions
Performed 55 trivial Post agglomeration. Transition count delta: 55
Iterating post reduction 1 with 613 rules applied. Total rules applied 1143 place count 1603 transition count 3167
Reduce places removed 55 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 2 with 61 rules applied. Total rules applied 1204 place count 1548 transition count 3161
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 1207 place count 1545 transition count 3161
Performed 225 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 225 Pre rules applied. Total rules applied 1207 place count 1545 transition count 2936
Deduced a syphon composed of 225 places in 11 ms
Reduce places removed 225 places and 0 transitions.
Iterating global reduction 4 with 450 rules applied. Total rules applied 1657 place count 1320 transition count 2936
Discarding 83 places :
Symmetric choice reduction at 4 with 83 rule applications. Total rules 1740 place count 1237 transition count 2462
Iterating global reduction 4 with 83 rules applied. Total rules applied 1823 place count 1237 transition count 2462
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 4 with 13 rules applied. Total rules applied 1836 place count 1237 transition count 2449
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 12 Pre rules applied. Total rules applied 1836 place count 1237 transition count 2437
Deduced a syphon composed of 12 places in 10 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 5 with 24 rules applied. Total rules applied 1860 place count 1225 transition count 2437
Performed 447 Post agglomeration using F-continuation condition with reduction of 4 identical transitions.
Deduced a syphon composed of 447 places in 1 ms
Reduce places removed 447 places and 0 transitions.
Iterating global reduction 5 with 894 rules applied. Total rules applied 2754 place count 778 transition count 1986
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 2758 place count 778 transition count 1982
Renaming transitions due to excessive name length > 1024 char.
Discarding 35 places :
Symmetric choice reduction at 6 with 35 rule applications. Total rules 2793 place count 743 transition count 1690
Iterating global reduction 6 with 35 rules applied. Total rules applied 2828 place count 743 transition count 1690
Ensure Unique test removed 34 transitions
Reduce isomorphic transitions removed 34 transitions.
Iterating post reduction 6 with 34 rules applied. Total rules applied 2862 place count 743 transition count 1656
Performed 64 Post agglomeration using F-continuation condition with reduction of 80 identical transitions.
Deduced a syphon composed of 64 places in 1 ms
Reduce places removed 64 places and 0 transitions.
Iterating global reduction 7 with 128 rules applied. Total rules applied 2990 place count 679 transition count 1892
Drop transitions removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 7 with 9 rules applied. Total rules applied 2999 place count 679 transition count 1883
Discarding 19 places :
Symmetric choice reduction at 8 with 19 rule applications. Total rules 3018 place count 660 transition count 1729
Iterating global reduction 8 with 19 rules applied. Total rules applied 3037 place count 660 transition count 1729
Ensure Unique test removed 77 transitions
Reduce isomorphic transitions removed 77 transitions.
Iterating post reduction 8 with 77 rules applied. Total rules applied 3114 place count 660 transition count 1652
Drop transitions removed 34 transitions
Redundant transition composition rules discarded 34 transitions
Iterating global reduction 9 with 34 rules applied. Total rules applied 3148 place count 660 transition count 1618
Discarding 7 places :
Symmetric choice reduction at 9 with 7 rule applications. Total rules 3155 place count 653 transition count 1611
Iterating global reduction 9 with 7 rules applied. Total rules applied 3162 place count 653 transition count 1611
Discarding 7 places :
Symmetric choice reduction at 9 with 7 rule applications. Total rules 3169 place count 646 transition count 1448
Iterating global reduction 9 with 7 rules applied. Total rules applied 3176 place count 646 transition count 1448
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 9 with 7 rules applied. Total rules applied 3183 place count 646 transition count 1441
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 10 with 8 rules applied. Total rules applied 3191 place count 642 transition count 1437
Discarding 4 places :
Symmetric choice reduction at 10 with 4 rule applications. Total rules 3195 place count 638 transition count 1344
Iterating global reduction 10 with 4 rules applied. Total rules applied 3199 place count 638 transition count 1344
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 10 with 4 rules applied. Total rules applied 3203 place count 638 transition count 1340
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 11 with 8 rules applied. Total rules applied 3211 place count 634 transition count 1369
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 11 with 6 rules applied. Total rules applied 3217 place count 634 transition count 1363
Drop transitions removed 23 transitions
Redundant transition composition rules discarded 23 transitions
Iterating global reduction 12 with 23 rules applied. Total rules applied 3240 place count 634 transition count 1340
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: -29
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 12 with 8 rules applied. Total rules applied 3248 place count 630 transition count 1369
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 12 with 6 rules applied. Total rules applied 3254 place count 630 transition count 1363
Drop transitions removed 22 transitions
Redundant transition composition rules discarded 22 transitions
Iterating global reduction 13 with 22 rules applied. Total rules applied 3276 place count 630 transition count 1341
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -25
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 13 with 6 rules applied. Total rules applied 3282 place count 627 transition count 1366
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 13 with 4 rules applied. Total rules applied 3286 place count 627 transition count 1362
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 14 with 20 rules applied. Total rules applied 3306 place count 627 transition count 1342
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -25
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 14 with 6 rules applied. Total rules applied 3312 place count 624 transition count 1367
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 14 with 5 rules applied. Total rules applied 3317 place count 624 transition count 1362
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 15 with 20 rules applied. Total rules applied 3337 place count 624 transition count 1342
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 15 with 6 rules applied. Total rules applied 3343 place count 621 transition count 1366
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 15 with 4 rules applied. Total rules applied 3347 place count 621 transition count 1362
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 16 with 20 rules applied. Total rules applied 3367 place count 621 transition count 1342
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -24
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 16 with 6 rules applied. Total rules applied 3373 place count 618 transition count 1366
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 16 with 4 rules applied. Total rules applied 3377 place count 618 transition count 1362
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 17 with 20 rules applied. Total rules applied 3397 place count 618 transition count 1342
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -23
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 17 with 6 rules applied. Total rules applied 3403 place count 615 transition count 1365
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 17 with 4 rules applied. Total rules applied 3407 place count 615 transition count 1361
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 18 with 16 rules applied. Total rules applied 3423 place count 615 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 18 with 4 rules applied. Total rules applied 3427 place count 613 transition count 1364
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 18 with 3 rules applied. Total rules applied 3430 place count 613 transition count 1361
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 19 with 16 rules applied. Total rules applied 3446 place count 613 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 19 with 4 rules applied. Total rules applied 3450 place count 611 transition count 1364
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 19 with 3 rules applied. Total rules applied 3453 place count 611 transition count 1361
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 20 with 16 rules applied. Total rules applied 3469 place count 611 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 20 with 4 rules applied. Total rules applied 3473 place count 609 transition count 1364
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 20 with 3 rules applied. Total rules applied 3476 place count 609 transition count 1361
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 21 with 16 rules applied. Total rules applied 3492 place count 609 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 21 with 4 rules applied. Total rules applied 3496 place count 607 transition count 1364
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 21 with 3 rules applied. Total rules applied 3499 place count 607 transition count 1361
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 22 with 16 rules applied. Total rules applied 3515 place count 607 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 22 with 4 rules applied. Total rules applied 3519 place count 605 transition count 1364
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 22 with 3 rules applied. Total rules applied 3522 place count 605 transition count 1361
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 23 with 16 rules applied. Total rules applied 3538 place count 605 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 23 with 4 rules applied. Total rules applied 3542 place count 603 transition count 1363
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 23 with 3 rules applied. Total rules applied 3545 place count 603 transition count 1360
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 24 with 15 rules applied. Total rules applied 3560 place count 603 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 24 with 4 rules applied. Total rules applied 3564 place count 601 transition count 1363
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 24 with 3 rules applied. Total rules applied 3567 place count 601 transition count 1360
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 25 with 15 rules applied. Total rules applied 3582 place count 601 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 25 with 4 rules applied. Total rules applied 3586 place count 599 transition count 1363
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 25 with 3 rules applied. Total rules applied 3589 place count 599 transition count 1360
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 26 with 15 rules applied. Total rules applied 3604 place count 599 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 26 with 4 rules applied. Total rules applied 3608 place count 597 transition count 1363
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 26 with 3 rules applied. Total rules applied 3611 place count 597 transition count 1360
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 27 with 15 rules applied. Total rules applied 3626 place count 597 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 27 with 4 rules applied. Total rules applied 3630 place count 595 transition count 1363
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 27 with 3 rules applied. Total rules applied 3633 place count 595 transition count 1360
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 28 with 15 rules applied. Total rules applied 3648 place count 595 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 28 with 4 rules applied. Total rules applied 3652 place count 593 transition count 1363
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 28 with 3 rules applied. Total rules applied 3655 place count 593 transition count 1360
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 29 with 15 rules applied. Total rules applied 3670 place count 593 transition count 1345
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 29 with 4 rules applied. Total rules applied 3674 place count 591 transition count 1364
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 29 with 3 rules applied. Total rules applied 3677 place count 591 transition count 1361
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 30 with 15 rules applied. Total rules applied 3692 place count 591 transition count 1346
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 30 with 4 rules applied. Total rules applied 3696 place count 589 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 30 with 3 rules applied. Total rules applied 3699 place count 589 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 31 with 15 rules applied. Total rules applied 3714 place count 589 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 31 with 4 rules applied. Total rules applied 3718 place count 587 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 31 with 3 rules applied. Total rules applied 3721 place count 587 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 32 with 15 rules applied. Total rules applied 3736 place count 587 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 32 with 4 rules applied. Total rules applied 3740 place count 585 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 32 with 3 rules applied. Total rules applied 3743 place count 585 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 33 with 15 rules applied. Total rules applied 3758 place count 585 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 33 with 4 rules applied. Total rules applied 3762 place count 583 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 33 with 3 rules applied. Total rules applied 3765 place count 583 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 34 with 15 rules applied. Total rules applied 3780 place count 583 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 34 with 4 rules applied. Total rules applied 3784 place count 581 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 34 with 3 rules applied. Total rules applied 3787 place count 581 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 35 with 15 rules applied. Total rules applied 3802 place count 581 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 35 with 4 rules applied. Total rules applied 3806 place count 579 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 35 with 3 rules applied. Total rules applied 3809 place count 579 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 36 with 15 rules applied. Total rules applied 3824 place count 579 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 36 with 4 rules applied. Total rules applied 3828 place count 577 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 36 with 3 rules applied. Total rules applied 3831 place count 577 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 37 with 15 rules applied. Total rules applied 3846 place count 577 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 37 with 4 rules applied. Total rules applied 3850 place count 575 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 37 with 3 rules applied. Total rules applied 3853 place count 575 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 38 with 15 rules applied. Total rules applied 3868 place count 575 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 38 with 4 rules applied. Total rules applied 3872 place count 573 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 38 with 3 rules applied. Total rules applied 3875 place count 573 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 39 with 15 rules applied. Total rules applied 3890 place count 573 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 39 with 4 rules applied. Total rules applied 3894 place count 571 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 39 with 3 rules applied. Total rules applied 3897 place count 571 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 40 with 15 rules applied. Total rules applied 3912 place count 571 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 40 with 4 rules applied. Total rules applied 3916 place count 569 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 40 with 3 rules applied. Total rules applied 3919 place count 569 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 41 with 15 rules applied. Total rules applied 3934 place count 569 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 41 with 4 rules applied. Total rules applied 3938 place count 567 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 41 with 3 rules applied. Total rules applied 3941 place count 567 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 42 with 15 rules applied. Total rules applied 3956 place count 567 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 42 with 4 rules applied. Total rules applied 3960 place count 565 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 42 with 3 rules applied. Total rules applied 3963 place count 565 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 43 with 15 rules applied. Total rules applied 3978 place count 565 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 43 with 4 rules applied. Total rules applied 3982 place count 563 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 43 with 3 rules applied. Total rules applied 3985 place count 563 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 44 with 15 rules applied. Total rules applied 4000 place count 563 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 44 with 4 rules applied. Total rules applied 4004 place count 561 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 44 with 3 rules applied. Total rules applied 4007 place count 561 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 45 with 15 rules applied. Total rules applied 4022 place count 561 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 45 with 4 rules applied. Total rules applied 4026 place count 559 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 45 with 3 rules applied. Total rules applied 4029 place count 559 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 46 with 15 rules applied. Total rules applied 4044 place count 559 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 46 with 4 rules applied. Total rules applied 4048 place count 557 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 46 with 3 rules applied. Total rules applied 4051 place count 557 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 47 with 15 rules applied. Total rules applied 4066 place count 557 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 47 with 4 rules applied. Total rules applied 4070 place count 555 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 47 with 3 rules applied. Total rules applied 4073 place count 555 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 48 with 15 rules applied. Total rules applied 4088 place count 555 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 48 with 4 rules applied. Total rules applied 4092 place count 553 transition count 1365
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 48 with 3 rules applied. Total rules applied 4095 place count 553 transition count 1362
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 49 with 15 rules applied. Total rules applied 4110 place count 553 transition count 1347
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 49 with 4 rules applied. Total rules applied 4114 place count 551 transition count 1366
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 49 with 3 rules applied. Total rules applied 4117 place count 551 transition count 1363
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 50 with 15 rules applied. Total rules applied 4132 place count 551 transition count 1348
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 50 with 4 rules applied. Total rules applied 4136 place count 549 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 50 with 3 rules applied. Total rules applied 4139 place count 549 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 51 with 15 rules applied. Total rules applied 4154 place count 549 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 51 with 4 rules applied. Total rules applied 4158 place count 547 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 51 with 3 rules applied. Total rules applied 4161 place count 547 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 52 with 15 rules applied. Total rules applied 4176 place count 547 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 52 with 4 rules applied. Total rules applied 4180 place count 545 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 52 with 3 rules applied. Total rules applied 4183 place count 545 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 53 with 15 rules applied. Total rules applied 4198 place count 545 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 53 with 4 rules applied. Total rules applied 4202 place count 543 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 53 with 3 rules applied. Total rules applied 4205 place count 543 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 54 with 15 rules applied. Total rules applied 4220 place count 543 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 54 with 4 rules applied. Total rules applied 4224 place count 541 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 54 with 3 rules applied. Total rules applied 4227 place count 541 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 55 with 15 rules applied. Total rules applied 4242 place count 541 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 55 with 4 rules applied. Total rules applied 4246 place count 539 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 55 with 3 rules applied. Total rules applied 4249 place count 539 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 56 with 15 rules applied. Total rules applied 4264 place count 539 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 56 with 4 rules applied. Total rules applied 4268 place count 537 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 56 with 3 rules applied. Total rules applied 4271 place count 537 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 57 with 15 rules applied. Total rules applied 4286 place count 537 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 57 with 4 rules applied. Total rules applied 4290 place count 535 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 57 with 3 rules applied. Total rules applied 4293 place count 535 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 58 with 15 rules applied. Total rules applied 4308 place count 535 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 58 with 4 rules applied. Total rules applied 4312 place count 533 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 58 with 3 rules applied. Total rules applied 4315 place count 533 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 59 with 15 rules applied. Total rules applied 4330 place count 533 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 59 with 4 rules applied. Total rules applied 4334 place count 531 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 59 with 3 rules applied. Total rules applied 4337 place count 531 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 60 with 15 rules applied. Total rules applied 4352 place count 531 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 60 with 4 rules applied. Total rules applied 4356 place count 529 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 60 with 3 rules applied. Total rules applied 4359 place count 529 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 61 with 15 rules applied. Total rules applied 4374 place count 529 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 61 with 4 rules applied. Total rules applied 4378 place count 527 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 61 with 3 rules applied. Total rules applied 4381 place count 527 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 62 with 15 rules applied. Total rules applied 4396 place count 527 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 62 with 4 rules applied. Total rules applied 4400 place count 525 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 62 with 3 rules applied. Total rules applied 4403 place count 525 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 63 with 15 rules applied. Total rules applied 4418 place count 525 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 63 with 4 rules applied. Total rules applied 4422 place count 523 transition count 1367
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 63 with 3 rules applied. Total rules applied 4425 place count 523 transition count 1364
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 64 with 15 rules applied. Total rules applied 4440 place count 523 transition count 1349
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 64 with 4 rules applied. Total rules applied 4444 place count 521 transition count 1369
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 64 with 3 rules applied. Total rules applied 4447 place count 521 transition count 1366
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 65 with 15 rules applied. Total rules applied 4462 place count 521 transition count 1351
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 65 with 4 rules applied. Total rules applied 4466 place count 519 transition count 1371
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 65 with 3 rules applied. Total rules applied 4469 place count 519 transition count 1368
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 66 with 15 rules applied. Total rules applied 4484 place count 519 transition count 1353
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 66 with 4 rules applied. Total rules applied 4488 place count 517 transition count 1373
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 66 with 3 rules applied. Total rules applied 4491 place count 517 transition count 1370
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 67 with 15 rules applied. Total rules applied 4506 place count 517 transition count 1355
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 67 with 4 rules applied. Total rules applied 4510 place count 515 transition count 1375
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 67 with 3 rules applied. Total rules applied 4513 place count 515 transition count 1372
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 68 with 15 rules applied. Total rules applied 4528 place count 515 transition count 1357
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 68 with 4 rules applied. Total rules applied 4532 place count 513 transition count 1377
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 68 with 3 rules applied. Total rules applied 4535 place count 513 transition count 1374
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 69 with 15 rules applied. Total rules applied 4550 place count 513 transition count 1359
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -21
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 69 with 4 rules applied. Total rules applied 4554 place count 511 transition count 1380
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 69 with 3 rules applied. Total rules applied 4557 place count 511 transition count 1377
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 70 with 15 rules applied. Total rules applied 4572 place count 511 transition count 1362
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -21
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 70 with 4 rules applied. Total rules applied 4576 place count 509 transition count 1383
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 70 with 3 rules applied. Total rules applied 4579 place count 509 transition count 1380
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 71 with 15 rules applied. Total rules applied 4594 place count 509 transition count 1365
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 71 with 4 rules applied. Total rules applied 4598 place count 507 transition count 1385
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 71 with 3 rules applied. Total rules applied 4601 place count 507 transition count 1382
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 72 with 15 rules applied. Total rules applied 4616 place count 507 transition count 1367
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 72 with 4 rules applied. Total rules applied 4620 place count 505 transition count 1387
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 72 with 3 rules applied. Total rules applied 4623 place count 505 transition count 1384
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 73 with 15 rules applied. Total rules applied 4638 place count 505 transition count 1369
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 73 with 4 rules applied. Total rules applied 4642 place count 503 transition count 1389
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 73 with 3 rules applied. Total rules applied 4645 place count 503 transition count 1386
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 74 with 15 rules applied. Total rules applied 4660 place count 503 transition count 1371
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 74 with 4 rules applied. Total rules applied 4664 place count 501 transition count 1391
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 74 with 3 rules applied. Total rules applied 4667 place count 501 transition count 1388
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 75 with 15 rules applied. Total rules applied 4682 place count 501 transition count 1373
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 75 with 4 rules applied. Total rules applied 4686 place count 499 transition count 1393
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 75 with 3 rules applied. Total rules applied 4689 place count 499 transition count 1390
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 76 with 15 rules applied. Total rules applied 4704 place count 499 transition count 1375
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 76 with 4 rules applied. Total rules applied 4708 place count 497 transition count 1395
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 76 with 3 rules applied. Total rules applied 4711 place count 497 transition count 1392
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 77 with 15 rules applied. Total rules applied 4726 place count 497 transition count 1377
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 77 with 4 rules applied. Total rules applied 4730 place count 495 transition count 1395
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 77 with 4 rules applied. Total rules applied 4734 place count 495 transition count 1391
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 78 with 14 rules applied. Total rules applied 4748 place count 495 transition count 1377
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 78 with 4 rules applied. Total rules applied 4752 place count 493 transition count 1397
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 78 with 3 rules applied. Total rules applied 4755 place count 493 transition count 1394
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 79 with 15 rules applied. Total rules applied 4770 place count 493 transition count 1379
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 79 with 4 rules applied. Total rules applied 4774 place count 491 transition count 1399
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 79 with 3 rules applied. Total rules applied 4777 place count 491 transition count 1396
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 80 with 15 rules applied. Total rules applied 4792 place count 491 transition count 1381
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 80 with 4 rules applied. Total rules applied 4796 place count 489 transition count 1401
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 80 with 3 rules applied. Total rules applied 4799 place count 489 transition count 1398
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 81 with 15 rules applied. Total rules applied 4814 place count 489 transition count 1383
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -20
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 81 with 4 rules applied. Total rules applied 4818 place count 487 transition count 1403
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 81 with 3 rules applied. Total rules applied 4821 place count 487 transition count 1400
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 82 with 15 rules applied. Total rules applied 4836 place count 487 transition count 1385
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -18
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 82 with 4 rules applied. Total rules applied 4840 place count 485 transition count 1403
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 82 with 2 rules applied. Total rules applied 4842 place count 485 transition count 1401
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 83 with 15 rules applied. Total rules applied 4857 place count 485 transition count 1386
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 83 with 4 rules applied. Total rules applied 4861 place count 483 transition count 1400
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 83 with 2 rules applied. Total rules applied 4863 place count 483 transition count 1398
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 84 with 14 rules applied. Total rules applied 4877 place count 483 transition count 1384
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -15
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 84 with 4 rules applied. Total rules applied 4881 place count 481 transition count 1399
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 84 with 2 rules applied. Total rules applied 4883 place count 481 transition count 1397
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 85 with 15 rules applied. Total rules applied 4898 place count 481 transition count 1382
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -15
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 85 with 4 rules applied. Total rules applied 4902 place count 479 transition count 1397
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 85 with 2 rules applied. Total rules applied 4904 place count 479 transition count 1395
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 86 with 15 rules applied. Total rules applied 4919 place count 479 transition count 1380
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -14
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 86 with 4 rules applied. Total rules applied 4923 place count 477 transition count 1394
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 86 with 2 rules applied. Total rules applied 4925 place count 477 transition count 1392
Drop transitions removed 14 transitions
Redundant transition composition rules discarded 14 transitions
Iterating global reduction 87 with 14 rules applied. Total rules applied 4939 place count 477 transition count 1378
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -17
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 87 with 4 rules applied. Total rules applied 4943 place count 475 transition count 1395
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 87 with 2 rules applied. Total rules applied 4945 place count 475 transition count 1393
Drop transitions removed 15 transitions
Redundant transition composition rules discarded 15 transitions
Iterating global reduction 88 with 15 rules applied. Total rules applied 4960 place count 475 transition count 1378
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -7
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 88 with 2 rules applied. Total rules applied 4962 place count 474 transition count 1385
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 88 with 1 rules applied. Total rules applied 4963 place count 474 transition count 1384
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 89 with 5 rules applied. Total rules applied 4968 place count 474 transition count 1379
Free-agglomeration rule applied 72 times with reduction of 3 identical transitions.
Iterating global reduction 89 with 72 rules applied. Total rules applied 5040 place count 474 transition count 1304
Reduce places removed 72 places and 0 transitions.
Drop transitions removed 413 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 416 transitions.
Graph (complete) has 1274 edges and 402 vertex of which 388 are kept as prefixes of interest. Removing 14 places using SCC suffix rule.1 ms
Discarding 14 places :
Also discarding 0 output transitions
Iterating post reduction 89 with 489 rules applied. Total rules applied 5529 place count 388 transition count 888
Drop transitions removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 90 with 14 rules applied. Total rules applied 5543 place count 388 transition count 874
Drop transitions removed 104 transitions
Redundant transition composition rules discarded 104 transitions
Iterating global reduction 91 with 104 rules applied. Total rules applied 5647 place count 388 transition count 770
Applied a total of 5647 rules in 3938 ms. Remains 388 /2586 variables (removed 2198) and now considering 770/4322 (removed 3552) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3938 ms. Remains : 388/2586 places, 770/4322 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 151 ms. (steps per millisecond=66 ) properties (out of 7) seen :6
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 06:34:26] [INFO ] Flow matrix only has 506 transitions (discarded 264 similar events)
// Phase 1: matrix 506 rows 388 cols
[2023-03-08 06:34:26] [INFO ] Computed 189 place invariants in 8 ms
[2023-03-08 06:34:26] [INFO ] [Real]Absence check using 189 positive place invariants in 26 ms returned sat
[2023-03-08 06:34:26] [INFO ] After 243ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 06:34:26] [INFO ] [Nat]Absence check using 189 positive place invariants in 25 ms returned sat
[2023-03-08 06:34:26] [INFO ] After 132ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 06:34:26] [INFO ] State equation strengthened by 349 read => feed constraints.
[2023-03-08 06:34:26] [INFO ] After 45ms SMT Verify possible using 349 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 06:34:26] [INFO ] After 77ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 23 ms.
[2023-03-08 06:34:26] [INFO ] After 332ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 3 out of 388 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 388/388 places, 770/770 transitions.
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 3 Pre rules applied. Total rules applied 0 place count 388 transition count 767
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 6 place count 385 transition count 767
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 8 place count 384 transition count 766
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 384 transition count 765
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -6
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 4 rules applied. Total rules applied 13 place count 382 transition count 771
Drop transitions removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 18 place count 382 transition count 766
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 2 with 5 rules applied. Total rules applied 23 place count 382 transition count 761
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 24 place count 381 transition count 753
Iterating global reduction 2 with 1 rules applied. Total rules applied 25 place count 381 transition count 753
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 33 place count 381 transition count 745
Free-agglomeration rule applied 5 times with reduction of 1 identical transitions.
Iterating global reduction 3 with 5 rules applied. Total rules applied 38 place count 381 transition count 739
Reduce places removed 5 places and 0 transitions.
Drop transitions removed 45 transitions
Reduce isomorphic transitions removed 45 transitions.
Graph (complete) has 1175 edges and 376 vertex of which 356 are kept as prefixes of interest. Removing 20 places using SCC suffix rule.1 ms
Discarding 20 places :
Also discarding 21 output transitions
Drop transitions removed 21 transitions
Iterating post reduction 3 with 51 rules applied. Total rules applied 89 place count 356 transition count 673
Drop transitions removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 4 with 12 rules applied. Total rules applied 101 place count 356 transition count 661
Drop transitions removed 20 transitions
Redundant transition composition rules discarded 20 transitions
Iterating global reduction 5 with 20 rules applied. Total rules applied 121 place count 356 transition count 641
Applied a total of 121 rules in 55 ms. Remains 356 /388 variables (removed 32) and now considering 641/770 (removed 129) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 55 ms. Remains : 356/388 places, 641/770 transitions.
Finished random walk after 809 steps, including 0 resets, run visited all 1 properties in 12 ms. (steps per millisecond=67 )
[2023-03-08 06:34:27] [INFO ] Flatten gal took : 95 ms
[2023-03-08 06:34:27] [INFO ] Flatten gal took : 98 ms
[2023-03-08 06:34:27] [INFO ] Input system was already deterministic with 4322 transitions.
Computed a total of 403 stabilizing places and 403 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Graph (trivial) has 2302 edges and 2586 vertex of which 468 / 2586 are part of one of the 36 SCC in 2 ms
Free SCC test removed 432 places
Ensure Unique test removed 481 transitions
Reduce isomorphic transitions removed 481 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 525 transitions
Trivial Post-agglo rules discarded 525 transitions
Performed 525 trivial Post agglomeration. Transition count delta: 525
Iterating post reduction 0 with 525 rules applied. Total rules applied 526 place count 2153 transition count 3315
Reduce places removed 525 places and 0 transitions.
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Drop transitions removed 53 transitions
Trivial Post-agglo rules discarded 53 transitions
Performed 53 trivial Post agglomeration. Transition count delta: 53
Iterating post reduction 1 with 605 rules applied. Total rules applied 1131 place count 1628 transition count 3235
Reduce places removed 53 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 55 rules applied. Total rules applied 1186 place count 1575 transition count 3233
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 3 with 3 rules applied. Total rules applied 1189 place count 1574 transition count 3231
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 1191 place count 1572 transition count 3231
Performed 230 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 230 Pre rules applied. Total rules applied 1191 place count 1572 transition count 3001
Deduced a syphon composed of 230 places in 12 ms
Reduce places removed 230 places and 0 transitions.
Iterating global reduction 5 with 460 rules applied. Total rules applied 1651 place count 1342 transition count 3001
Discarding 73 places :
Symmetric choice reduction at 5 with 73 rule applications. Total rules 1724 place count 1269 transition count 2581
Iterating global reduction 5 with 73 rules applied. Total rules applied 1797 place count 1269 transition count 2581
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 5 with 13 rules applied. Total rules applied 1810 place count 1269 transition count 2568
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 11 Pre rules applied. Total rules applied 1810 place count 1269 transition count 2557
Deduced a syphon composed of 11 places in 13 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 6 with 22 rules applied. Total rules applied 1832 place count 1258 transition count 2557
Performed 441 Post agglomeration using F-continuation condition.Transition count delta: 441
Deduced a syphon composed of 441 places in 0 ms
Reduce places removed 441 places and 0 transitions.
Iterating global reduction 6 with 882 rules applied. Total rules applied 2714 place count 817 transition count 2116
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 2715 place count 817 transition count 2115
Renaming transitions due to excessive name length > 1024 char.
Discarding 32 places :
Symmetric choice reduction at 7 with 32 rule applications. Total rules 2747 place count 785 transition count 1854
Iterating global reduction 7 with 32 rules applied. Total rules applied 2779 place count 785 transition count 1854
Ensure Unique test removed 31 transitions
Reduce isomorphic transitions removed 31 transitions.
Iterating post reduction 7 with 31 rules applied. Total rules applied 2810 place count 785 transition count 1823
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 2812 place count 784 transition count 1822
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 8 with 9 rules applied. Total rules applied 2821 place count 784 transition count 1813
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 8 with 4 rules applied. Total rules applied 2825 place count 784 transition count 1809
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 9 with 4 rules applied. Total rules applied 2829 place count 780 transition count 1809
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 2 Pre rules applied. Total rules applied 2829 place count 780 transition count 1807
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 10 with 4 rules applied. Total rules applied 2833 place count 778 transition count 1807
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 10 with 1 rules applied. Total rules applied 2834 place count 778 transition count 1807
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 10 with 1 rules applied. Total rules applied 2835 place count 778 transition count 1806
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 10 with 1 rules applied. Total rules applied 2836 place count 777 transition count 1805
Applied a total of 2836 rules in 455 ms. Remains 777 /2586 variables (removed 1809) and now considering 1805/4322 (removed 2517) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 456 ms. Remains : 777/2586 places, 1805/4322 transitions.
[2023-03-08 06:34:27] [INFO ] Flatten gal took : 47 ms
[2023-03-08 06:34:28] [INFO ] Flatten gal took : 49 ms
[2023-03-08 06:34:28] [INFO ] Input system was already deterministic with 1805 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 2545 transition count 4237
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 2545 transition count 4237
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 83 place count 2545 transition count 4236
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 111 place count 2517 transition count 4205
Iterating global reduction 1 with 28 rules applied. Total rules applied 139 place count 2517 transition count 4205
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 150 place count 2506 transition count 4194
Iterating global reduction 1 with 11 rules applied. Total rules applied 161 place count 2506 transition count 4194
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 164 place count 2506 transition count 4191
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 170 place count 2500 transition count 4185
Iterating global reduction 2 with 6 rules applied. Total rules applied 176 place count 2500 transition count 4185
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 180 place count 2496 transition count 4181
Iterating global reduction 2 with 4 rules applied. Total rules applied 184 place count 2496 transition count 4181
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 188 place count 2492 transition count 4177
Iterating global reduction 2 with 4 rules applied. Total rules applied 192 place count 2492 transition count 4177
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 194 place count 2490 transition count 4175
Iterating global reduction 2 with 2 rules applied. Total rules applied 196 place count 2490 transition count 4175
Applied a total of 196 rules in 693 ms. Remains 2490 /2586 variables (removed 96) and now considering 4175/4322 (removed 147) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 694 ms. Remains : 2490/2586 places, 4175/4322 transitions.
[2023-03-08 06:34:28] [INFO ] Flatten gal took : 87 ms
[2023-03-08 06:34:29] [INFO ] Flatten gal took : 86 ms
[2023-03-08 06:34:29] [INFO ] Input system was already deterministic with 4175 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 2542 transition count 4234
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 2542 transition count 4234
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 90 place count 2542 transition count 4232
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 119 place count 2513 transition count 4200
Iterating global reduction 1 with 29 rules applied. Total rules applied 148 place count 2513 transition count 4200
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 159 place count 2502 transition count 4189
Iterating global reduction 1 with 11 rules applied. Total rules applied 170 place count 2502 transition count 4189
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 173 place count 2502 transition count 4186
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 179 place count 2496 transition count 4180
Iterating global reduction 2 with 6 rules applied. Total rules applied 185 place count 2496 transition count 4180
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 189 place count 2492 transition count 4176
Iterating global reduction 2 with 4 rules applied. Total rules applied 193 place count 2492 transition count 4176
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 197 place count 2488 transition count 4172
Iterating global reduction 2 with 4 rules applied. Total rules applied 201 place count 2488 transition count 4172
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 203 place count 2486 transition count 4170
Iterating global reduction 2 with 2 rules applied. Total rules applied 205 place count 2486 transition count 4170
Applied a total of 205 rules in 783 ms. Remains 2486 /2586 variables (removed 100) and now considering 4170/4322 (removed 152) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 784 ms. Remains : 2486/2586 places, 4170/4322 transitions.
[2023-03-08 06:34:30] [INFO ] Flatten gal took : 78 ms
[2023-03-08 06:34:30] [INFO ] Flatten gal took : 78 ms
[2023-03-08 06:34:30] [INFO ] Input system was already deterministic with 4170 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 2544 transition count 4236
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 2544 transition count 4236
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 86 place count 2544 transition count 4234
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 114 place count 2516 transition count 4204
Iterating global reduction 1 with 28 rules applied. Total rules applied 142 place count 2516 transition count 4204
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 153 place count 2505 transition count 4193
Iterating global reduction 1 with 11 rules applied. Total rules applied 164 place count 2505 transition count 4193
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 166 place count 2505 transition count 4191
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 173 place count 2498 transition count 4184
Iterating global reduction 2 with 7 rules applied. Total rules applied 180 place count 2498 transition count 4184
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 185 place count 2493 transition count 4179
Iterating global reduction 2 with 5 rules applied. Total rules applied 190 place count 2493 transition count 4179
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 195 place count 2488 transition count 4174
Iterating global reduction 2 with 5 rules applied. Total rules applied 200 place count 2488 transition count 4174
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 202 place count 2486 transition count 4172
Iterating global reduction 2 with 2 rules applied. Total rules applied 204 place count 2486 transition count 4172
Applied a total of 204 rules in 718 ms. Remains 2486 /2586 variables (removed 100) and now considering 4172/4322 (removed 150) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 719 ms. Remains : 2486/2586 places, 4172/4322 transitions.
[2023-03-08 06:34:31] [INFO ] Flatten gal took : 72 ms
[2023-03-08 06:34:31] [INFO ] Flatten gal took : 87 ms
[2023-03-08 06:34:31] [INFO ] Input system was already deterministic with 4172 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 2542 transition count 4234
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 2542 transition count 4234
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 90 place count 2542 transition count 4232
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 119 place count 2513 transition count 4200
Iterating global reduction 1 with 29 rules applied. Total rules applied 148 place count 2513 transition count 4200
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 159 place count 2502 transition count 4189
Iterating global reduction 1 with 11 rules applied. Total rules applied 170 place count 2502 transition count 4189
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 173 place count 2502 transition count 4186
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 179 place count 2496 transition count 4180
Iterating global reduction 2 with 6 rules applied. Total rules applied 185 place count 2496 transition count 4180
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 189 place count 2492 transition count 4176
Iterating global reduction 2 with 4 rules applied. Total rules applied 193 place count 2492 transition count 4176
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 197 place count 2488 transition count 4172
Iterating global reduction 2 with 4 rules applied. Total rules applied 201 place count 2488 transition count 4172
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 203 place count 2486 transition count 4170
Iterating global reduction 2 with 2 rules applied. Total rules applied 205 place count 2486 transition count 4170
Applied a total of 205 rules in 761 ms. Remains 2486 /2586 variables (removed 100) and now considering 4170/4322 (removed 152) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 762 ms. Remains : 2486/2586 places, 4170/4322 transitions.
[2023-03-08 06:34:32] [INFO ] Flatten gal took : 67 ms
[2023-03-08 06:34:32] [INFO ] Flatten gal took : 71 ms
[2023-03-08 06:34:32] [INFO ] Input system was already deterministic with 4170 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 2545 transition count 4237
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 2545 transition count 4237
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 84 place count 2545 transition count 4235
Discarding 26 places :
Symmetric choice reduction at 1 with 26 rule applications. Total rules 110 place count 2519 transition count 4206
Iterating global reduction 1 with 26 rules applied. Total rules applied 136 place count 2519 transition count 4206
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 147 place count 2508 transition count 4195
Iterating global reduction 1 with 11 rules applied. Total rules applied 158 place count 2508 transition count 4195
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 161 place count 2508 transition count 4192
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 167 place count 2502 transition count 4186
Iterating global reduction 2 with 6 rules applied. Total rules applied 173 place count 2502 transition count 4186
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 177 place count 2498 transition count 4182
Iterating global reduction 2 with 4 rules applied. Total rules applied 181 place count 2498 transition count 4182
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 185 place count 2494 transition count 4178
Iterating global reduction 2 with 4 rules applied. Total rules applied 189 place count 2494 transition count 4178
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 190 place count 2493 transition count 4177
Iterating global reduction 2 with 1 rules applied. Total rules applied 191 place count 2493 transition count 4177
Applied a total of 191 rules in 695 ms. Remains 2493 /2586 variables (removed 93) and now considering 4177/4322 (removed 145) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 696 ms. Remains : 2493/2586 places, 4177/4322 transitions.
[2023-03-08 06:34:33] [INFO ] Flatten gal took : 65 ms
[2023-03-08 06:34:33] [INFO ] Flatten gal took : 69 ms
[2023-03-08 06:34:33] [INFO ] Input system was already deterministic with 4177 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 2545 transition count 4237
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 2545 transition count 4237
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 83 place count 2545 transition count 4236
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 110 place count 2518 transition count 4206
Iterating global reduction 1 with 27 rules applied. Total rules applied 137 place count 2518 transition count 4206
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 149 place count 2506 transition count 4194
Iterating global reduction 1 with 12 rules applied. Total rules applied 161 place count 2506 transition count 4194
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 164 place count 2506 transition count 4191
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 171 place count 2499 transition count 4184
Iterating global reduction 2 with 7 rules applied. Total rules applied 178 place count 2499 transition count 4184
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 183 place count 2494 transition count 4179
Iterating global reduction 2 with 5 rules applied. Total rules applied 188 place count 2494 transition count 4179
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 193 place count 2489 transition count 4174
Iterating global reduction 2 with 5 rules applied. Total rules applied 198 place count 2489 transition count 4174
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 200 place count 2487 transition count 4172
Iterating global reduction 2 with 2 rules applied. Total rules applied 202 place count 2487 transition count 4172
Applied a total of 202 rules in 792 ms. Remains 2487 /2586 variables (removed 99) and now considering 4172/4322 (removed 150) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 793 ms. Remains : 2487/2586 places, 4172/4322 transitions.
[2023-03-08 06:34:34] [INFO ] Flatten gal took : 63 ms
[2023-03-08 06:34:34] [INFO ] Flatten gal took : 67 ms
[2023-03-08 06:34:34] [INFO ] Input system was already deterministic with 4172 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 2541 transition count 4233
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 2541 transition count 4233
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 92 place count 2541 transition count 4231
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 122 place count 2511 transition count 4198
Iterating global reduction 1 with 30 rules applied. Total rules applied 152 place count 2511 transition count 4198
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 164 place count 2499 transition count 4186
Iterating global reduction 1 with 12 rules applied. Total rules applied 176 place count 2499 transition count 4186
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 179 place count 2499 transition count 4183
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 186 place count 2492 transition count 4176
Iterating global reduction 2 with 7 rules applied. Total rules applied 193 place count 2492 transition count 4176
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 198 place count 2487 transition count 4171
Iterating global reduction 2 with 5 rules applied. Total rules applied 203 place count 2487 transition count 4171
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 208 place count 2482 transition count 4166
Iterating global reduction 2 with 5 rules applied. Total rules applied 213 place count 2482 transition count 4166
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 215 place count 2480 transition count 4164
Iterating global reduction 2 with 2 rules applied. Total rules applied 217 place count 2480 transition count 4164
Applied a total of 217 rules in 672 ms. Remains 2480 /2586 variables (removed 106) and now considering 4164/4322 (removed 158) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 672 ms. Remains : 2480/2586 places, 4164/4322 transitions.
[2023-03-08 06:34:35] [INFO ] Flatten gal took : 61 ms
[2023-03-08 06:34:35] [INFO ] Flatten gal took : 101 ms
[2023-03-08 06:34:35] [INFO ] Input system was already deterministic with 4164 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 2545 transition count 4237
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 2545 transition count 4237
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 84 place count 2545 transition count 4235
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 112 place count 2517 transition count 4204
Iterating global reduction 1 with 28 rules applied. Total rules applied 140 place count 2517 transition count 4204
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 152 place count 2505 transition count 4192
Iterating global reduction 1 with 12 rules applied. Total rules applied 164 place count 2505 transition count 4192
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 167 place count 2505 transition count 4189
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 174 place count 2498 transition count 4182
Iterating global reduction 2 with 7 rules applied. Total rules applied 181 place count 2498 transition count 4182
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 186 place count 2493 transition count 4177
Iterating global reduction 2 with 5 rules applied. Total rules applied 191 place count 2493 transition count 4177
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 196 place count 2488 transition count 4172
Iterating global reduction 2 with 5 rules applied. Total rules applied 201 place count 2488 transition count 4172
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 203 place count 2486 transition count 4170
Iterating global reduction 2 with 2 rules applied. Total rules applied 205 place count 2486 transition count 4170
Applied a total of 205 rules in 695 ms. Remains 2486 /2586 variables (removed 100) and now considering 4170/4322 (removed 152) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 695 ms. Remains : 2486/2586 places, 4170/4322 transitions.
[2023-03-08 06:34:36] [INFO ] Flatten gal took : 62 ms
[2023-03-08 06:34:36] [INFO ] Flatten gal took : 65 ms
[2023-03-08 06:34:36] [INFO ] Input system was already deterministic with 4170 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 2542 transition count 4234
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 2542 transition count 4234
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 90 place count 2542 transition count 4232
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 119 place count 2513 transition count 4200
Iterating global reduction 1 with 29 rules applied. Total rules applied 148 place count 2513 transition count 4200
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 160 place count 2501 transition count 4188
Iterating global reduction 1 with 12 rules applied. Total rules applied 172 place count 2501 transition count 4188
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 175 place count 2501 transition count 4185
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 182 place count 2494 transition count 4178
Iterating global reduction 2 with 7 rules applied. Total rules applied 189 place count 2494 transition count 4178
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 194 place count 2489 transition count 4173
Iterating global reduction 2 with 5 rules applied. Total rules applied 199 place count 2489 transition count 4173
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 204 place count 2484 transition count 4168
Iterating global reduction 2 with 5 rules applied. Total rules applied 209 place count 2484 transition count 4168
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 211 place count 2482 transition count 4166
Iterating global reduction 2 with 2 rules applied. Total rules applied 213 place count 2482 transition count 4166
Applied a total of 213 rules in 811 ms. Remains 2482 /2586 variables (removed 104) and now considering 4166/4322 (removed 156) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 811 ms. Remains : 2482/2586 places, 4166/4322 transitions.
[2023-03-08 06:34:37] [INFO ] Flatten gal took : 61 ms
[2023-03-08 06:34:37] [INFO ] Flatten gal took : 66 ms
[2023-03-08 06:34:37] [INFO ] Input system was already deterministic with 4166 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Graph (trivial) has 2335 edges and 2586 vertex of which 490 / 2586 are part of one of the 36 SCC in 3 ms
Free SCC test removed 454 places
Ensure Unique test removed 506 transitions
Reduce isomorphic transitions removed 506 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 529 transitions
Trivial Post-agglo rules discarded 529 transitions
Performed 529 trivial Post agglomeration. Transition count delta: 529
Iterating post reduction 0 with 529 rules applied. Total rules applied 530 place count 2131 transition count 3286
Reduce places removed 529 places and 0 transitions.
Ensure Unique test removed 29 transitions
Reduce isomorphic transitions removed 29 transitions.
Drop transitions removed 55 transitions
Trivial Post-agglo rules discarded 55 transitions
Performed 55 trivial Post agglomeration. Transition count delta: 55
Iterating post reduction 1 with 613 rules applied. Total rules applied 1143 place count 1602 transition count 3202
Reduce places removed 55 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 2 with 61 rules applied. Total rules applied 1204 place count 1547 transition count 3196
Reduce places removed 3 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 4 rules applied. Total rules applied 1208 place count 1544 transition count 3195
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 1209 place count 1543 transition count 3195
Performed 226 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 226 Pre rules applied. Total rules applied 1209 place count 1543 transition count 2969
Deduced a syphon composed of 226 places in 12 ms
Reduce places removed 226 places and 0 transitions.
Iterating global reduction 5 with 452 rules applied. Total rules applied 1661 place count 1317 transition count 2969
Discarding 86 places :
Symmetric choice reduction at 5 with 86 rule applications. Total rules 1747 place count 1231 transition count 2470
Iterating global reduction 5 with 86 rules applied. Total rules applied 1833 place count 1231 transition count 2470
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 5 with 13 rules applied. Total rules applied 1846 place count 1231 transition count 2457
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 15 Pre rules applied. Total rules applied 1846 place count 1231 transition count 2442
Deduced a syphon composed of 15 places in 10 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 6 with 30 rules applied. Total rules applied 1876 place count 1216 transition count 2442
Performed 433 Post agglomeration using F-continuation condition.Transition count delta: 433
Deduced a syphon composed of 433 places in 0 ms
Reduce places removed 433 places and 0 transitions.
Iterating global reduction 6 with 866 rules applied. Total rules applied 2742 place count 783 transition count 2009
Renaming transitions due to excessive name length > 1024 char.
Discarding 35 places :
Symmetric choice reduction at 6 with 35 rule applications. Total rules 2777 place count 748 transition count 1698
Iterating global reduction 6 with 35 rules applied. Total rules applied 2812 place count 748 transition count 1698
Ensure Unique test removed 34 transitions
Reduce isomorphic transitions removed 34 transitions.
Iterating post reduction 6 with 34 rules applied. Total rules applied 2846 place count 748 transition count 1664
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 7 with 8 rules applied. Total rules applied 2854 place count 748 transition count 1656
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 7 with 4 rules applied. Total rules applied 2858 place count 748 transition count 1652
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 8 with 4 rules applied. Total rules applied 2862 place count 744 transition count 1652
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 9 with 1 rules applied. Total rules applied 2863 place count 743 transition count 1651
Applied a total of 2863 rules in 337 ms. Remains 743 /2586 variables (removed 1843) and now considering 1651/4322 (removed 2671) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 337 ms. Remains : 743/2586 places, 1651/4322 transitions.
[2023-03-08 06:34:38] [INFO ] Flatten gal took : 30 ms
[2023-03-08 06:34:38] [INFO ] Flatten gal took : 31 ms
[2023-03-08 06:34:38] [INFO ] Input system was already deterministic with 1651 transitions.
Finished random walk after 1258 steps, including 0 resets, run visited all 1 properties in 25 ms. (steps per millisecond=50 )
FORMULA DLCflexbar-PT-2b-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 2543 transition count 4235
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 2543 transition count 4235
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 88 place count 2543 transition count 4233
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 117 place count 2514 transition count 4201
Iterating global reduction 1 with 29 rules applied. Total rules applied 146 place count 2514 transition count 4201
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 157 place count 2503 transition count 4190
Iterating global reduction 1 with 11 rules applied. Total rules applied 168 place count 2503 transition count 4190
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 171 place count 2503 transition count 4187
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 178 place count 2496 transition count 4180
Iterating global reduction 2 with 7 rules applied. Total rules applied 185 place count 2496 transition count 4180
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 190 place count 2491 transition count 4175
Iterating global reduction 2 with 5 rules applied. Total rules applied 195 place count 2491 transition count 4175
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 200 place count 2486 transition count 4170
Iterating global reduction 2 with 5 rules applied. Total rules applied 205 place count 2486 transition count 4170
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 207 place count 2484 transition count 4168
Iterating global reduction 2 with 2 rules applied. Total rules applied 209 place count 2484 transition count 4168
Applied a total of 209 rules in 708 ms. Remains 2484 /2586 variables (removed 102) and now considering 4168/4322 (removed 154) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 708 ms. Remains : 2484/2586 places, 4168/4322 transitions.
[2023-03-08 06:34:39] [INFO ] Flatten gal took : 63 ms
[2023-03-08 06:34:39] [INFO ] Flatten gal took : 67 ms
[2023-03-08 06:34:39] [INFO ] Input system was already deterministic with 4168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 2544 transition count 4236
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 2544 transition count 4236
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 86 place count 2544 transition count 4234
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 114 place count 2516 transition count 4203
Iterating global reduction 1 with 28 rules applied. Total rules applied 142 place count 2516 transition count 4203
Discarding 11 places :
Symmetric choice reduction at 1 with 11 rule applications. Total rules 153 place count 2505 transition count 4192
Iterating global reduction 1 with 11 rules applied. Total rules applied 164 place count 2505 transition count 4192
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 167 place count 2505 transition count 4189
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 173 place count 2499 transition count 4183
Iterating global reduction 2 with 6 rules applied. Total rules applied 179 place count 2499 transition count 4183
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 184 place count 2494 transition count 4178
Iterating global reduction 2 with 5 rules applied. Total rules applied 189 place count 2494 transition count 4178
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 194 place count 2489 transition count 4173
Iterating global reduction 2 with 5 rules applied. Total rules applied 199 place count 2489 transition count 4173
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 201 place count 2487 transition count 4171
Iterating global reduction 2 with 2 rules applied. Total rules applied 203 place count 2487 transition count 4171
Applied a total of 203 rules in 705 ms. Remains 2487 /2586 variables (removed 99) and now considering 4171/4322 (removed 151) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 705 ms. Remains : 2487/2586 places, 4171/4322 transitions.
[2023-03-08 06:34:40] [INFO ] Flatten gal took : 62 ms
[2023-03-08 06:34:40] [INFO ] Flatten gal took : 67 ms
[2023-03-08 06:34:40] [INFO ] Input system was already deterministic with 4171 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 2545 transition count 4281
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 2545 transition count 4281
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 84 place count 2545 transition count 4279
Discarding 29 places :
Symmetric choice reduction at 1 with 29 rule applications. Total rules 113 place count 2516 transition count 4247
Iterating global reduction 1 with 29 rules applied. Total rules applied 142 place count 2516 transition count 4247
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 154 place count 2504 transition count 4235
Iterating global reduction 1 with 12 rules applied. Total rules applied 166 place count 2504 transition count 4235
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 169 place count 2504 transition count 4232
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 176 place count 2497 transition count 4225
Iterating global reduction 2 with 7 rules applied. Total rules applied 183 place count 2497 transition count 4225
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 188 place count 2492 transition count 4220
Iterating global reduction 2 with 5 rules applied. Total rules applied 193 place count 2492 transition count 4220
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 197 place count 2488 transition count 4216
Iterating global reduction 2 with 4 rules applied. Total rules applied 201 place count 2488 transition count 4216
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 203 place count 2486 transition count 4214
Iterating global reduction 2 with 2 rules applied. Total rules applied 205 place count 2486 transition count 4214
Applied a total of 205 rules in 778 ms. Remains 2486 /2586 variables (removed 100) and now considering 4214/4322 (removed 108) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 779 ms. Remains : 2486/2586 places, 4214/4322 transitions.
[2023-03-08 06:34:41] [INFO ] Flatten gal took : 67 ms
[2023-03-08 06:34:41] [INFO ] Flatten gal took : 73 ms
[2023-03-08 06:34:41] [INFO ] Input system was already deterministic with 4214 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 2541 transition count 4233
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 2541 transition count 4233
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 92 place count 2541 transition count 4231
Discarding 30 places :
Symmetric choice reduction at 1 with 30 rule applications. Total rules 122 place count 2511 transition count 4198
Iterating global reduction 1 with 30 rules applied. Total rules applied 152 place count 2511 transition count 4198
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 164 place count 2499 transition count 4186
Iterating global reduction 1 with 12 rules applied. Total rules applied 176 place count 2499 transition count 4186
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 179 place count 2499 transition count 4183
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 186 place count 2492 transition count 4176
Iterating global reduction 2 with 7 rules applied. Total rules applied 193 place count 2492 transition count 4176
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 198 place count 2487 transition count 4171
Iterating global reduction 2 with 5 rules applied. Total rules applied 203 place count 2487 transition count 4171
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 208 place count 2482 transition count 4166
Iterating global reduction 2 with 5 rules applied. Total rules applied 213 place count 2482 transition count 4166
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 215 place count 2480 transition count 4164
Iterating global reduction 2 with 2 rules applied. Total rules applied 217 place count 2480 transition count 4164
Applied a total of 217 rules in 712 ms. Remains 2480 /2586 variables (removed 106) and now considering 4164/4322 (removed 158) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 713 ms. Remains : 2480/2586 places, 4164/4322 transitions.
[2023-03-08 06:34:42] [INFO ] Flatten gal took : 61 ms
[2023-03-08 06:34:42] [INFO ] Flatten gal took : 66 ms
[2023-03-08 06:34:42] [INFO ] Input system was already deterministic with 4164 transitions.
Starting structural reductions in LTL mode, iteration 0 : 2586/2586 places, 4322/4322 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 2545 transition count 4237
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 2545 transition count 4237
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 84 place count 2545 transition count 4235
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 109 place count 2520 transition count 4207
Iterating global reduction 1 with 25 rules applied. Total rules applied 134 place count 2520 transition count 4207
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 144 place count 2510 transition count 4197
Iterating global reduction 1 with 10 rules applied. Total rules applied 154 place count 2510 transition count 4197
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 157 place count 2510 transition count 4194
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 163 place count 2504 transition count 4188
Iterating global reduction 2 with 6 rules applied. Total rules applied 169 place count 2504 transition count 4188
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 174 place count 2499 transition count 4183
Iterating global reduction 2 with 5 rules applied. Total rules applied 179 place count 2499 transition count 4183
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 184 place count 2494 transition count 4178
Iterating global reduction 2 with 5 rules applied. Total rules applied 189 place count 2494 transition count 4178
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 191 place count 2492 transition count 4176
Iterating global reduction 2 with 2 rules applied. Total rules applied 193 place count 2492 transition count 4176
Applied a total of 193 rules in 677 ms. Remains 2492 /2586 variables (removed 94) and now considering 4176/4322 (removed 146) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 678 ms. Remains : 2492/2586 places, 4176/4322 transitions.
[2023-03-08 06:34:43] [INFO ] Flatten gal took : 63 ms
[2023-03-08 06:34:43] [INFO ] Flatten gal took : 94 ms
[2023-03-08 06:34:43] [INFO ] Input system was already deterministic with 4176 transitions.
[2023-03-08 06:34:43] [INFO ] Flatten gal took : 67 ms
[2023-03-08 06:34:43] [INFO ] Flatten gal took : 69 ms
[2023-03-08 06:34:43] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 06:34:43] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 2586 places, 4322 transitions and 12419 arcs took 17 ms.
Total runtime 48113 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DLCflexbar-PT-2b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
FORMULA DLCflexbar-PT-2b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-2b-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678258049485
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 61 (type EXCL) for 18 DLCflexbar-PT-2b-CTLFireability-06
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:737
lola: rewrite Frontend/Parser/formula_rewrite.k:693
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 62 (type FNDP) for 33 DLCflexbar-PT-2b-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type EQUN) for 33 DLCflexbar-PT-2b-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH) for 33 DLCflexbar-PT-2b-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 67 (type SRCH) for DLCflexbar-PT-2b-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 62 (type FNDP) for DLCflexbar-PT-2b-CTLFireability-12
lola: result : true
sara: try reading problem file /home/mcc/execution/375/CTLFireability-63.sara.
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 63 (type EQUN) for DLCflexbar-PT-2b-CTLFireability-12 (obsolete)
lola: FINISHED task # 63 (type EQUN) for DLCflexbar-PT-2b-CTLFireability-12
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 2 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 1/199 1/32 DLCflexbar-PT-2b-CTLFireability-06 23934 m, 4786 m/sec, 51739 t fired, .
Time elapsed: 19 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 6/199 2/32 DLCflexbar-PT-2b-CTLFireability-06 371135 m, 69440 m/sec, 889827 t fired, .
Time elapsed: 24 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 11/199 4/32 DLCflexbar-PT-2b-CTLFireability-06 766690 m, 79111 m/sec, 1870217 t fired, .
Time elapsed: 29 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 16/199 6/32 DLCflexbar-PT-2b-CTLFireability-06 1167133 m, 80088 m/sec, 2851721 t fired, .
Time elapsed: 34 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 21/199 8/32 DLCflexbar-PT-2b-CTLFireability-06 1566121 m, 79797 m/sec, 3827899 t fired, .
Time elapsed: 39 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 26/199 9/32 DLCflexbar-PT-2b-CTLFireability-06 1952453 m, 77266 m/sec, 4809998 t fired, .
Time elapsed: 44 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 31/199 11/32 DLCflexbar-PT-2b-CTLFireability-06 2326104 m, 74730 m/sec, 5791596 t fired, .
Time elapsed: 49 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 36/199 13/32 DLCflexbar-PT-2b-CTLFireability-06 2692049 m, 73189 m/sec, 6775771 t fired, .
Time elapsed: 54 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 41/199 14/32 DLCflexbar-PT-2b-CTLFireability-06 3048347 m, 71259 m/sec, 7762720 t fired, .
Time elapsed: 59 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 46/199 15/32 DLCflexbar-PT-2b-CTLFireability-06 3403006 m, 70931 m/sec, 8750262 t fired, .
Time elapsed: 64 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 51/199 17/32 DLCflexbar-PT-2b-CTLFireability-06 3751196 m, 69638 m/sec, 9739600 t fired, .
Time elapsed: 69 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 56/199 18/32 DLCflexbar-PT-2b-CTLFireability-06 4097904 m, 69341 m/sec, 10727723 t fired, .
Time elapsed: 74 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 61/199 20/32 DLCflexbar-PT-2b-CTLFireability-06 4440254 m, 68470 m/sec, 11715497 t fired, .
Time elapsed: 79 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 66/199 21/32 DLCflexbar-PT-2b-CTLFireability-06 4780047 m, 67958 m/sec, 12706464 t fired, .
Time elapsed: 84 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 71/199 22/32 DLCflexbar-PT-2b-CTLFireability-06 5118069 m, 67604 m/sec, 13694438 t fired, .
Time elapsed: 89 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 76/199 24/32 DLCflexbar-PT-2b-CTLFireability-06 5453817 m, 67149 m/sec, 14684690 t fired, .
Time elapsed: 94 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 81/199 25/32 DLCflexbar-PT-2b-CTLFireability-06 5786379 m, 66512 m/sec, 15675246 t fired, .
Time elapsed: 99 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 86/199 26/32 DLCflexbar-PT-2b-CTLFireability-06 6115436 m, 65811 m/sec, 16664094 t fired, .
Time elapsed: 104 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 91/199 28/32 DLCflexbar-PT-2b-CTLFireability-06 6447515 m, 66415 m/sec, 17654347 t fired, .
Time elapsed: 109 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 96/199 29/32 DLCflexbar-PT-2b-CTLFireability-06 6777338 m, 65964 m/sec, 18646138 t fired, .
Time elapsed: 114 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 101/199 30/32 DLCflexbar-PT-2b-CTLFireability-06 7103879 m, 65308 m/sec, 19638017 t fired, .
Time elapsed: 119 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 106/199 32/32 DLCflexbar-PT-2b-CTLFireability-06 7429451 m, 65114 m/sec, 20628330 t fired, .
Time elapsed: 124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 61 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 59 (type EXCL) for 58 DLCflexbar-PT-2b-CTLFireability-15
lola: time limit : 204 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-15
lola: result : true
lola: markings : 1168
lola: fired transitions : 1167
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 55 DLCflexbar-PT-2b-CTLFireability-14
lola: time limit : 216 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-14
lola: result : false
lola: markings : 1039
lola: fired transitions : 2079
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 DLCflexbar-PT-2b-CTLFireability-13
lola: time limit : 231 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 5/231 5/32 DLCflexbar-PT-2b-CTLFireability-13 265919 m, 53183 m/sec, 314553 t fired, .
Time elapsed: 134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 10/231 8/32 DLCflexbar-PT-2b-CTLFireability-13 529345 m, 52685 m/sec, 632913 t fired, .
Time elapsed: 139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 15/231 12/32 DLCflexbar-PT-2b-CTLFireability-13 793998 m, 52930 m/sec, 950359 t fired, .
Time elapsed: 144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 20/231 15/32 DLCflexbar-PT-2b-CTLFireability-13 1057354 m, 52671 m/sec, 1268137 t fired, .
Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 25/231 19/32 DLCflexbar-PT-2b-CTLFireability-13 1320940 m, 52717 m/sec, 1586994 t fired, .
Time elapsed: 154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 30/231 22/32 DLCflexbar-PT-2b-CTLFireability-13 1581233 m, 52058 m/sec, 1905983 t fired, .
Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 35/231 26/32 DLCflexbar-PT-2b-CTLFireability-13 1838457 m, 51444 m/sec, 2224712 t fired, .
Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 40/231 29/32 DLCflexbar-PT-2b-CTLFireability-13 2099361 m, 52180 m/sec, 2541828 t fired, .
Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 45/231 32/32 DLCflexbar-PT-2b-CTLFireability-13 2357767 m, 51681 m/sec, 2857204 t fired, .
Time elapsed: 174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 53 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 4 0 0 8 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 36 (type EXCL) for 33 DLCflexbar-PT-2b-CTLFireability-12
lola: time limit : 244 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-12
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 DLCflexbar-PT-2b-CTLFireability-11
lola: time limit : 263 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-11
lola: result : true
lola: markings : 1039
lola: fired transitions : 2078
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 DLCflexbar-PT-2b-CTLFireability-09
lola: time limit : 285 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/285 5/32 DLCflexbar-PT-2b-CTLFireability-09 271292 m, 54258 m/sec, 321224 t fired, .
Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/285 8/32 DLCflexbar-PT-2b-CTLFireability-09 535211 m, 52783 m/sec, 640107 t fired, .
Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/285 12/32 DLCflexbar-PT-2b-CTLFireability-09 799837 m, 52925 m/sec, 957185 t fired, .
Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/285 15/32 DLCflexbar-PT-2b-CTLFireability-09 1062374 m, 52507 m/sec, 1274182 t fired, .
Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/285 19/32 DLCflexbar-PT-2b-CTLFireability-09 1325070 m, 52539 m/sec, 1592087 t fired, .
Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/285 22/32 DLCflexbar-PT-2b-CTLFireability-09 1584519 m, 51889 m/sec, 1910011 t fired, .
Time elapsed: 209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/285 26/32 DLCflexbar-PT-2b-CTLFireability-09 1840550 m, 51206 m/sec, 2227315 t fired, .
Time elapsed: 214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/285 29/32 DLCflexbar-PT-2b-CTLFireability-09 2100346 m, 51959 m/sec, 2543063 t fired, .
Time elapsed: 219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/285 32/32 DLCflexbar-PT-2b-CTLFireability-09 2358080 m, 51546 m/sec, 2857566 t fired, .
Time elapsed: 224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 28 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 25 (type EXCL) for 24 DLCflexbar-PT-2b-CTLFireability-08
lola: time limit : 306 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/306 5/32 DLCflexbar-PT-2b-CTLFireability-08 273100 m, 54620 m/sec, 323449 t fired, .
Time elapsed: 234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/306 8/32 DLCflexbar-PT-2b-CTLFireability-08 537390 m, 52858 m/sec, 642917 t fired, .
Time elapsed: 239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/306 12/32 DLCflexbar-PT-2b-CTLFireability-08 802395 m, 53001 m/sec, 960275 t fired, .
Time elapsed: 244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/306 15/32 DLCflexbar-PT-2b-CTLFireability-08 1065235 m, 52568 m/sec, 1277586 t fired, .
Time elapsed: 249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/306 19/32 DLCflexbar-PT-2b-CTLFireability-08 1328171 m, 52587 m/sec, 1595861 t fired, .
Time elapsed: 254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/306 22/32 DLCflexbar-PT-2b-CTLFireability-08 1587821 m, 51930 m/sec, 1914140 t fired, .
Time elapsed: 259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/306 26/32 DLCflexbar-PT-2b-CTLFireability-08 1844779 m, 51391 m/sec, 2232483 t fired, .
Time elapsed: 264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/306 29/32 DLCflexbar-PT-2b-CTLFireability-08 2104723 m, 51988 m/sec, 2548365 t fired, .
Time elapsed: 269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/306 32/32 DLCflexbar-PT-2b-CTLFireability-08 2363198 m, 51695 m/sec, 2863391 t fired, .
Time elapsed: 274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 25 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-07: EXEF 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 21 DLCflexbar-PT-2b-CTLFireability-07
lola: time limit : 332 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-07
lola: result : true
lola: markings : 47582
lola: fired transitions : 51218
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 16 (type EXCL) for 15 DLCflexbar-PT-2b-CTLFireability-05
lola: time limit : 368 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 3/368 2/32 DLCflexbar-PT-2b-CTLFireability-05 134685 m, 26937 m/sec, 177154 t fired, .
Time elapsed: 284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 8/368 3/32 DLCflexbar-PT-2b-CTLFireability-05 329524 m, 38967 m/sec, 439126 t fired, .
Time elapsed: 289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 13/368 4/32 DLCflexbar-PT-2b-CTLFireability-05 527164 m, 39528 m/sec, 702131 t fired, .
Time elapsed: 294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 18/368 5/32 DLCflexbar-PT-2b-CTLFireability-05 724160 m, 39399 m/sec, 963446 t fired, .
Time elapsed: 299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 23/368 6/32 DLCflexbar-PT-2b-CTLFireability-05 919966 m, 39161 m/sec, 1227347 t fired, .
Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 28/368 8/32 DLCflexbar-PT-2b-CTLFireability-05 1113477 m, 38702 m/sec, 1492357 t fired, .
Time elapsed: 309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 33/368 9/32 DLCflexbar-PT-2b-CTLFireability-05 1305655 m, 38435 m/sec, 1757135 t fired, .
Time elapsed: 314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 38/368 10/32 DLCflexbar-PT-2b-CTLFireability-05 1497252 m, 38319 m/sec, 2019375 t fired, .
Time elapsed: 319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 43/368 11/32 DLCflexbar-PT-2b-CTLFireability-05 1689921 m, 38533 m/sec, 2283367 t fired, .
Time elapsed: 324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 48/368 13/32 DLCflexbar-PT-2b-CTLFireability-05 1881389 m, 38293 m/sec, 2546288 t fired, .
Time elapsed: 329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 53/368 14/32 DLCflexbar-PT-2b-CTLFireability-05 2068391 m, 37400 m/sec, 2801687 t fired, .
Time elapsed: 334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 58/368 15/32 DLCflexbar-PT-2b-CTLFireability-05 2259273 m, 38176 m/sec, 3063177 t fired, .
Time elapsed: 339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 63/368 17/32 DLCflexbar-PT-2b-CTLFireability-05 2446425 m, 37430 m/sec, 3320988 t fired, .
Time elapsed: 344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 68/368 18/32 DLCflexbar-PT-2b-CTLFireability-05 2637989 m, 38312 m/sec, 3582815 t fired, .
Time elapsed: 349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 73/368 19/32 DLCflexbar-PT-2b-CTLFireability-05 2830664 m, 38535 m/sec, 3846061 t fired, .
Time elapsed: 354 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 78/368 21/32 DLCflexbar-PT-2b-CTLFireability-05 3022510 m, 38369 m/sec, 4109977 t fired, .
Time elapsed: 359 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 83/368 22/32 DLCflexbar-PT-2b-CTLFireability-05 3213926 m, 38283 m/sec, 4373001 t fired, .
Time elapsed: 364 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 88/368 23/32 DLCflexbar-PT-2b-CTLFireability-05 3406356 m, 38486 m/sec, 4636240 t fired, .
Time elapsed: 369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 93/368 25/32 DLCflexbar-PT-2b-CTLFireability-05 3596974 m, 38123 m/sec, 4899880 t fired, .
Time elapsed: 374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 98/368 26/32 DLCflexbar-PT-2b-CTLFireability-05 3789491 m, 38503 m/sec, 5162812 t fired, .
Time elapsed: 379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 103/368 28/32 DLCflexbar-PT-2b-CTLFireability-05 3980995 m, 38300 m/sec, 5425539 t fired, .
Time elapsed: 384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 108/368 29/32 DLCflexbar-PT-2b-CTLFireability-05 4171388 m, 38078 m/sec, 5687539 t fired, .
Time elapsed: 389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 113/368 31/32 DLCflexbar-PT-2b-CTLFireability-05 4362253 m, 38173 m/sec, 5948083 t fired, .
Time elapsed: 394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 118/368 32/32 DLCflexbar-PT-2b-CTLFireability-05 4550903 m, 37730 m/sec, 6207484 t fired, .
Time elapsed: 399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 16 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 13 (type EXCL) for 12 DLCflexbar-PT-2b-CTLFireability-04
lola: time limit : 399 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/399 6/32 DLCflexbar-PT-2b-CTLFireability-04 329398 m, 65879 m/sec, 348630 t fired, .
Time elapsed: 409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/399 9/32 DLCflexbar-PT-2b-CTLFireability-04 658098 m, 65740 m/sec, 706723 t fired, .
Time elapsed: 414 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/399 11/32 DLCflexbar-PT-2b-CTLFireability-04 983006 m, 64981 m/sec, 1062122 t fired, .
Time elapsed: 419 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/399 14/32 DLCflexbar-PT-2b-CTLFireability-04 1300907 m, 63580 m/sec, 1415900 t fired, .
Time elapsed: 424 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/399 16/32 DLCflexbar-PT-2b-CTLFireability-04 1628123 m, 65443 m/sec, 1768781 t fired, .
Time elapsed: 429 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/399 18/32 DLCflexbar-PT-2b-CTLFireability-04 1945106 m, 63396 m/sec, 2119612 t fired, .
Time elapsed: 434 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/399 20/32 DLCflexbar-PT-2b-CTLFireability-04 2254652 m, 61909 m/sec, 2466390 t fired, .
Time elapsed: 439 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/399 22/32 DLCflexbar-PT-2b-CTLFireability-04 2568445 m, 62758 m/sec, 2818192 t fired, .
Time elapsed: 444 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/399 24/32 DLCflexbar-PT-2b-CTLFireability-04 2881305 m, 62572 m/sec, 3169948 t fired, .
Time elapsed: 449 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/399 26/32 DLCflexbar-PT-2b-CTLFireability-04 3183943 m, 60527 m/sec, 3513821 t fired, .
Time elapsed: 454 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/399 28/32 DLCflexbar-PT-2b-CTLFireability-04 3483817 m, 59974 m/sec, 3855554 t fired, .
Time elapsed: 459 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/399 30/32 DLCflexbar-PT-2b-CTLFireability-04 3785645 m, 60365 m/sec, 4198711 t fired, .
Time elapsed: 464 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/399 32/32 DLCflexbar-PT-2b-CTLFireability-04 4094168 m, 61704 m/sec, 4546305 t fired, .
Time elapsed: 469 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 13 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 474 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 10 (type EXCL) for 9 DLCflexbar-PT-2b-CTLFireability-03
lola: time limit : 446 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/446 2/32 DLCflexbar-PT-2b-CTLFireability-03 196778 m, 39355 m/sec, 260677 t fired, .
Time elapsed: 479 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/446 4/32 DLCflexbar-PT-2b-CTLFireability-03 392015 m, 39047 m/sec, 522200 t fired, .
Time elapsed: 484 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/446 5/32 DLCflexbar-PT-2b-CTLFireability-03 588968 m, 39390 m/sec, 784007 t fired, .
Time elapsed: 489 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/446 6/32 DLCflexbar-PT-2b-CTLFireability-03 785986 m, 39403 m/sec, 1045598 t fired, .
Time elapsed: 494 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/446 7/32 DLCflexbar-PT-2b-CTLFireability-03 979653 m, 38733 m/sec, 1309656 t fired, .
Time elapsed: 499 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/446 8/32 DLCflexbar-PT-2b-CTLFireability-03 1172399 m, 38549 m/sec, 1573802 t fired, .
Time elapsed: 504 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/446 9/32 DLCflexbar-PT-2b-CTLFireability-03 1364019 m, 38324 m/sec, 1836568 t fired, .
Time elapsed: 509 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/446 10/32 DLCflexbar-PT-2b-CTLFireability-03 1555035 m, 38203 m/sec, 2097883 t fired, .
Time elapsed: 514 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/446 12/32 DLCflexbar-PT-2b-CTLFireability-03 1747036 m, 38400 m/sec, 2362317 t fired, .
Time elapsed: 519 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/446 13/32 DLCflexbar-PT-2b-CTLFireability-03 1939812 m, 38555 m/sec, 2624737 t fired, .
Time elapsed: 524 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/446 15/32 DLCflexbar-PT-2b-CTLFireability-03 2130825 m, 38202 m/sec, 2887599 t fired, .
Time elapsed: 529 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/446 16/32 DLCflexbar-PT-2b-CTLFireability-03 2322994 m, 38433 m/sec, 3149927 t fired, .
Time elapsed: 534 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/446 17/32 DLCflexbar-PT-2b-CTLFireability-03 2515431 m, 38487 m/sec, 3413814 t fired, .
Time elapsed: 539 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/446 19/32 DLCflexbar-PT-2b-CTLFireability-03 2707876 m, 38489 m/sec, 3678102 t fired, .
Time elapsed: 544 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/446 20/32 DLCflexbar-PT-2b-CTLFireability-03 2897934 m, 38011 m/sec, 3938406 t fired, .
Time elapsed: 549 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/446 21/32 DLCflexbar-PT-2b-CTLFireability-03 3088198 m, 38052 m/sec, 4199631 t fired, .
Time elapsed: 554 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/446 23/32 DLCflexbar-PT-2b-CTLFireability-03 3277882 m, 37936 m/sec, 4460998 t fired, .
Time elapsed: 559 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/446 24/32 DLCflexbar-PT-2b-CTLFireability-03 3468764 m, 38176 m/sec, 4724292 t fired, .
Time elapsed: 564 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/446 25/32 DLCflexbar-PT-2b-CTLFireability-03 3660106 m, 38268 m/sec, 4986631 t fired, .
Time elapsed: 569 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/446 27/32 DLCflexbar-PT-2b-CTLFireability-03 3852292 m, 38437 m/sec, 5248892 t fired, .
Time elapsed: 574 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 105/446 28/32 DLCflexbar-PT-2b-CTLFireability-03 4041903 m, 37922 m/sec, 5510899 t fired, .
Time elapsed: 579 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 110/446 30/32 DLCflexbar-PT-2b-CTLFireability-03 4232754 m, 38170 m/sec, 5771589 t fired, .
Time elapsed: 584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 115/446 31/32 DLCflexbar-PT-2b-CTLFireability-03 4421512 m, 37751 m/sec, 6028650 t fired, .
Time elapsed: 589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 594 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 7 (type EXCL) for 6 DLCflexbar-PT-2b-CTLFireability-02
lola: time limit : 501 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/501 2/32 DLCflexbar-PT-2b-CTLFireability-02 196167 m, 39233 m/sec, 259788 t fired, .
Time elapsed: 599 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/501 4/32 DLCflexbar-PT-2b-CTLFireability-02 388441 m, 38454 m/sec, 517816 t fired, .
Time elapsed: 604 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/501 5/32 DLCflexbar-PT-2b-CTLFireability-02 580939 m, 38499 m/sec, 773203 t fired, .
Time elapsed: 609 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/501 6/32 DLCflexbar-PT-2b-CTLFireability-02 773072 m, 38426 m/sec, 1027639 t fired, .
Time elapsed: 614 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/501 7/32 DLCflexbar-PT-2b-CTLFireability-02 962261 m, 37837 m/sec, 1285420 t fired, .
Time elapsed: 619 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/501 8/32 DLCflexbar-PT-2b-CTLFireability-02 1151500 m, 37847 m/sec, 1544756 t fired, .
Time elapsed: 624 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/501 9/32 DLCflexbar-PT-2b-CTLFireability-02 1338452 m, 37390 m/sec, 1801344 t fired, .
Time elapsed: 629 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/501 10/32 DLCflexbar-PT-2b-CTLFireability-02 1524896 m, 37288 m/sec, 2057300 t fired, .
Time elapsed: 634 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/501 12/32 DLCflexbar-PT-2b-CTLFireability-02 1712899 m, 37600 m/sec, 2315196 t fired, .
Time elapsed: 639 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/501 13/32 DLCflexbar-PT-2b-CTLFireability-02 1901306 m, 37681 m/sec, 2572764 t fired, .
Time elapsed: 644 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/501 14/32 DLCflexbar-PT-2b-CTLFireability-02 2088496 m, 37438 m/sec, 2829437 t fired, .
Time elapsed: 649 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/501 16/32 DLCflexbar-PT-2b-CTLFireability-02 2276451 m, 37591 m/sec, 3086512 t fired, .
Time elapsed: 654 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/501 17/32 DLCflexbar-PT-2b-CTLFireability-02 2464112 m, 37532 m/sec, 3344479 t fired, .
Time elapsed: 659 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/501 18/32 DLCflexbar-PT-2b-CTLFireability-02 2653095 m, 37796 m/sec, 3603706 t fired, .
Time elapsed: 664 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/501 20/32 DLCflexbar-PT-2b-CTLFireability-02 2846031 m, 38587 m/sec, 3866817 t fired, .
Time elapsed: 669 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/501 21/32 DLCflexbar-PT-2b-CTLFireability-02 3039207 m, 38635 m/sec, 4132582 t fired, .
Time elapsed: 674 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/501 22/32 DLCflexbar-PT-2b-CTLFireability-02 3230704 m, 38299 m/sec, 4395990 t fired, .
Time elapsed: 679 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/501 24/32 DLCflexbar-PT-2b-CTLFireability-02 3422435 m, 38346 m/sec, 4659538 t fired, .
Time elapsed: 684 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/501 25/32 DLCflexbar-PT-2b-CTLFireability-02 3613955 m, 38304 m/sec, 4922964 t fired, .
Time elapsed: 689 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/501 26/32 DLCflexbar-PT-2b-CTLFireability-02 3806778 m, 38564 m/sec, 5186348 t fired, .
Time elapsed: 694 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/501 28/32 DLCflexbar-PT-2b-CTLFireability-02 3998407 m, 38325 m/sec, 5449109 t fired, .
Time elapsed: 699 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/501 30/32 DLCflexbar-PT-2b-CTLFireability-02 4188781 m, 38074 m/sec, 5711438 t fired, .
Time elapsed: 704 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 115/501 31/32 DLCflexbar-PT-2b-CTLFireability-02 4380041 m, 38252 m/sec, 5971920 t fired, .
Time elapsed: 709 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 120/501 32/32 DLCflexbar-PT-2b-CTLFireability-02 4569640 m, 37919 m/sec, 6233767 t fired, .
Time elapsed: 714 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 719 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-2b-CTLFireability-01
lola: time limit : 576 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/576 5/32 DLCflexbar-PT-2b-CTLFireability-01 273825 m, 54765 m/sec, 324365 t fired, .
Time elapsed: 724 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/576 8/32 DLCflexbar-PT-2b-CTLFireability-01 541964 m, 53627 m/sec, 648194 t fired, .
Time elapsed: 729 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/576 12/32 DLCflexbar-PT-2b-CTLFireability-01 810878 m, 53782 m/sec, 970197 t fired, .
Time elapsed: 734 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/576 16/32 DLCflexbar-PT-2b-CTLFireability-01 1073903 m, 52605 m/sec, 1287998 t fired, .
Time elapsed: 739 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/576 19/32 DLCflexbar-PT-2b-CTLFireability-01 1337018 m, 52623 m/sec, 1606645 t fired, .
Time elapsed: 744 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/576 22/32 DLCflexbar-PT-2b-CTLFireability-01 1596812 m, 51958 m/sec, 1925265 t fired, .
Time elapsed: 749 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/576 26/32 DLCflexbar-PT-2b-CTLFireability-01 1853851 m, 51407 m/sec, 2244173 t fired, .
Time elapsed: 754 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/576 29/32 DLCflexbar-PT-2b-CTLFireability-01 2114859 m, 52201 m/sec, 2560482 t fired, .
Time elapsed: 759 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-2b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-2b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-2b-CTLFireability-12: DISJ 0 3 0 0 9 0 0 1
DLCflexbar-PT-2b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 764 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 64 (type EXCL) for 33 DLCflexbar-PT-2b-CTLFireability-12
lola: time limit : 709 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-12
lola: result : true
lola: markings : 174
lola: fired transitions : 174
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 33 DLCflexbar-PT-2b-CTLFireability-12
lola: time limit : 945 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-12
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 33 DLCflexbar-PT-2b-CTLFireability-12
lola: time limit : 1418 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-12
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-2b-CTLFireability-00
lola: time limit : 2836 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCflexbar-PT-2b-CTLFireability-00
lola: result : false
lola: markings : 35
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-2b-CTLFireability-00: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-01: CTL unknown AGGR
DLCflexbar-PT-2b-CTLFireability-02: CTL unknown AGGR
DLCflexbar-PT-2b-CTLFireability-03: CTL unknown AGGR
DLCflexbar-PT-2b-CTLFireability-04: CTL unknown AGGR
DLCflexbar-PT-2b-CTLFireability-05: CTL unknown AGGR
DLCflexbar-PT-2b-CTLFireability-06: EFAG unknown AGGR
DLCflexbar-PT-2b-CTLFireability-07: EXEF true state space /EXEF
DLCflexbar-PT-2b-CTLFireability-08: CTL unknown AGGR
DLCflexbar-PT-2b-CTLFireability-09: CTL unknown AGGR
DLCflexbar-PT-2b-CTLFireability-11: CTL true CTL model checker
DLCflexbar-PT-2b-CTLFireability-12: DISJ true DISJ
DLCflexbar-PT-2b-CTLFireability-13: CTL unknown AGGR
DLCflexbar-PT-2b-CTLFireability-14: CTL false CTL model checker
DLCflexbar-PT-2b-CTLFireability-15: CTL true CTL model checker
Time elapsed: 764 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-2b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DLCflexbar-PT-2b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478400514"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-2b.tgz
mv DLCflexbar-PT-2b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;