Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478300458.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-40a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478300458
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 6.4K Feb 26 15:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 26 15:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 26 15:41 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 15:41 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 15:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 123K Feb 26 15:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 26 15:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 26 15:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 83K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-40a-CTLFireability-00
FORMULA_NAME DES-PT-40a-CTLFireability-01
FORMULA_NAME DES-PT-40a-CTLFireability-02
FORMULA_NAME DES-PT-40a-CTLFireability-03
FORMULA_NAME DES-PT-40a-CTLFireability-04
FORMULA_NAME DES-PT-40a-CTLFireability-05
FORMULA_NAME DES-PT-40a-CTLFireability-06
FORMULA_NAME DES-PT-40a-CTLFireability-07
FORMULA_NAME DES-PT-40a-CTLFireability-08
FORMULA_NAME DES-PT-40a-CTLFireability-09
FORMULA_NAME DES-PT-40a-CTLFireability-10
FORMULA_NAME DES-PT-40a-CTLFireability-11
FORMULA_NAME DES-PT-40a-CTLFireability-12
FORMULA_NAME DES-PT-40a-CTLFireability-13
FORMULA_NAME DES-PT-40a-CTLFireability-14
FORMULA_NAME DES-PT-40a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678252791796

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-40a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 05:19:53] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 05:19:53] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 05:19:53] [INFO ] Load time of PNML (sax parser for PT used): 54 ms
[2023-03-08 05:19:53] [INFO ] Transformed 274 places.
[2023-03-08 05:19:53] [INFO ] Transformed 231 transitions.
[2023-03-08 05:19:53] [INFO ] Found NUPN structural information;
[2023-03-08 05:19:53] [INFO ] Parsed PT model containing 274 places and 231 transitions and 1116 arcs in 114 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Ensure Unique test removed 14 transitions
Reduce redundant transitions removed 14 transitions.
Support contains 105 out of 274 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 274/274 places, 217/217 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 273 transition count 216
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 273 transition count 216
Applied a total of 2 rules in 37 ms. Remains 273 /274 variables (removed 1) and now considering 216/217 (removed 1) transitions.
// Phase 1: matrix 216 rows 273 cols
[2023-03-08 05:19:53] [INFO ] Computed 59 place invariants in 34 ms
[2023-03-08 05:19:53] [INFO ] Implicit Places using invariants in 328 ms returned [171]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 355 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 272/274 places, 216/217 transitions.
Applied a total of 0 rules in 7 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 400 ms. Remains : 272/274 places, 216/217 transitions.
Support contains 105 out of 272 places after structural reductions.
[2023-03-08 05:19:54] [INFO ] Flatten gal took : 56 ms
[2023-03-08 05:19:54] [INFO ] Flatten gal took : 23 ms
[2023-03-08 05:19:54] [INFO ] Input system was already deterministic with 216 transitions.
Incomplete random walk after 10000 steps, including 222 resets, run finished after 535 ms. (steps per millisecond=18 ) properties (out of 67) seen :21
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 7 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Running SMT prover for 46 properties.
// Phase 1: matrix 216 rows 272 cols
[2023-03-08 05:19:55] [INFO ] Computed 58 place invariants in 18 ms
[2023-03-08 05:19:55] [INFO ] [Real]Absence check using 33 positive place invariants in 5 ms returned sat
[2023-03-08 05:19:55] [INFO ] [Real]Absence check using 33 positive and 25 generalized place invariants in 15 ms returned sat
[2023-03-08 05:19:55] [INFO ] After 354ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:46
[2023-03-08 05:19:56] [INFO ] [Nat]Absence check using 33 positive place invariants in 17 ms returned sat
[2023-03-08 05:19:56] [INFO ] [Nat]Absence check using 33 positive and 25 generalized place invariants in 13 ms returned sat
[2023-03-08 05:19:58] [INFO ] After 1868ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :44
[2023-03-08 05:19:59] [INFO ] Deduced a trap composed of 10 places in 51 ms of which 3 ms to minimize.
[2023-03-08 05:19:59] [INFO ] Deduced a trap composed of 12 places in 46 ms of which 0 ms to minimize.
[2023-03-08 05:19:59] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 133 ms
[2023-03-08 05:20:00] [INFO ] After 3965ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :44
Attempting to minimize the solution found.
Minimization took 1526 ms.
[2023-03-08 05:20:02] [INFO ] After 6334ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :44
Fused 46 Parikh solutions to 44 different solutions.
Parikh walk visited 28 properties in 2296 ms.
Support contains 29 out of 272 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 272/272 places, 216/216 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 272 transition count 214
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 1 with 3 rules applied. Total rules applied 5 place count 272 transition count 214
Applied a total of 5 rules in 30 ms. Remains 272 /272 variables (removed 0) and now considering 214/216 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 30 ms. Remains : 272/272 places, 214/216 transitions.
Incomplete random walk after 10000 steps, including 134 resets, run finished after 282 ms. (steps per millisecond=35 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 16) seen :0
Interrupted probabilistic random walk after 587096 steps, run timeout after 3001 ms. (steps per millisecond=195 ) properties seen :{}
Probabilistic random walk after 587096 steps, saw 84532 distinct states, run finished after 3002 ms. (steps per millisecond=195 ) properties seen :0
Running SMT prover for 16 properties.
// Phase 1: matrix 214 rows 272 cols
[2023-03-08 05:20:07] [INFO ] Computed 60 place invariants in 9 ms
[2023-03-08 05:20:07] [INFO ] [Real]Absence check using 36 positive place invariants in 6 ms returned sat
[2023-03-08 05:20:07] [INFO ] [Real]Absence check using 36 positive and 24 generalized place invariants in 20 ms returned sat
[2023-03-08 05:20:07] [INFO ] After 216ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:16
[2023-03-08 05:20:08] [INFO ] [Nat]Absence check using 36 positive place invariants in 6 ms returned sat
[2023-03-08 05:20:08] [INFO ] [Nat]Absence check using 36 positive and 24 generalized place invariants in 60 ms returned sat
[2023-03-08 05:20:08] [INFO ] After 622ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :16
[2023-03-08 05:20:08] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 05:20:09] [INFO ] After 487ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :16
[2023-03-08 05:20:10] [INFO ] Deduced a trap composed of 16 places in 69 ms of which 1 ms to minimize.
[2023-03-08 05:20:10] [INFO ] Deduced a trap composed of 8 places in 62 ms of which 4 ms to minimize.
[2023-03-08 05:20:10] [INFO ] Deduced a trap composed of 18 places in 80 ms of which 0 ms to minimize.
[2023-03-08 05:20:10] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 291 ms
[2023-03-08 05:20:10] [INFO ] After 1483ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :16
Attempting to minimize the solution found.
Minimization took 396 ms.
[2023-03-08 05:20:10] [INFO ] After 2835ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :16
Parikh walk visited 0 properties in 828 ms.
Support contains 29 out of 272 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 272/272 places, 214/214 transitions.
Applied a total of 0 rules in 9 ms. Remains 272 /272 variables (removed 0) and now considering 214/214 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9 ms. Remains : 272/272 places, 214/214 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 272/272 places, 214/214 transitions.
Applied a total of 0 rules in 10 ms. Remains 272 /272 variables (removed 0) and now considering 214/214 (removed 0) transitions.
[2023-03-08 05:20:11] [INFO ] Invariant cache hit.
[2023-03-08 05:20:11] [INFO ] Implicit Places using invariants in 149 ms returned []
[2023-03-08 05:20:11] [INFO ] Invariant cache hit.
[2023-03-08 05:20:11] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 05:20:12] [INFO ] Implicit Places using invariants and state equation in 275 ms returned []
Implicit Place search using SMT with State Equation took 425 ms to find 0 implicit places.
[2023-03-08 05:20:12] [INFO ] Redundant transitions in 7 ms returned []
[2023-03-08 05:20:12] [INFO ] Invariant cache hit.
[2023-03-08 05:20:12] [INFO ] Dead Transitions using invariants and state equation in 120 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 569 ms. Remains : 272/272 places, 214/214 transitions.
Applied a total of 0 rules in 10 ms. Remains 272 /272 variables (removed 0) and now considering 214/214 (removed 0) transitions.
Running SMT prover for 16 properties.
[2023-03-08 05:20:12] [INFO ] Invariant cache hit.
[2023-03-08 05:20:12] [INFO ] [Real]Absence check using 36 positive place invariants in 6 ms returned sat
[2023-03-08 05:20:12] [INFO ] [Real]Absence check using 36 positive and 24 generalized place invariants in 16 ms returned sat
[2023-03-08 05:20:12] [INFO ] After 143ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:16
[2023-03-08 05:20:12] [INFO ] [Nat]Absence check using 36 positive place invariants in 9 ms returned sat
[2023-03-08 05:20:12] [INFO ] [Nat]Absence check using 36 positive and 24 generalized place invariants in 87 ms returned sat
[2023-03-08 05:20:13] [INFO ] After 611ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :16
[2023-03-08 05:20:13] [INFO ] Deduced a trap composed of 12 places in 44 ms of which 1 ms to minimize.
[2023-03-08 05:20:13] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 86 ms
[2023-03-08 05:20:13] [INFO ] After 1258ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :16
Attempting to minimize the solution found.
Minimization took 498 ms.
[2023-03-08 05:20:14] [INFO ] After 2081ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :16
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 19 ms
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 16 ms
[2023-03-08 05:20:14] [INFO ] Input system was already deterministic with 216 transitions.
Computed a total of 175 stabilizing places and 170 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 3 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 15 ms
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 14 ms
[2023-03-08 05:20:14] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 3 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 17 ms
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 13 ms
[2023-03-08 05:20:14] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 12 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 18 ms
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 18 ms
[2023-03-08 05:20:14] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 11 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 24 ms
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 12 ms
[2023-03-08 05:20:14] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 2 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:20:14] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 3 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:14] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:20:14] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 3 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:20:15] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 10 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:15] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 12 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:20:15] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 3 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:15] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 2 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:15] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 2 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 10 ms
[2023-03-08 05:20:15] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 10 ms. Remains 271 /272 variables (removed 1) and now considering 215/216 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 271/272 places, 215/216 transitions.
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 23 ms
[2023-03-08 05:20:15] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:15] [INFO ] Input system was already deterministic with 215 transitions.
Incomplete random walk after 10000 steps, including 227 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 43 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1736533 steps, run timeout after 3001 ms. (steps per millisecond=578 ) properties seen :{}
Probabilistic random walk after 1736533 steps, saw 236244 distinct states, run finished after 3001 ms. (steps per millisecond=578 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 215 rows 271 cols
[2023-03-08 05:20:18] [INFO ] Computed 58 place invariants in 6 ms
[2023-03-08 05:20:18] [INFO ] [Real]Absence check using 33 positive place invariants in 4 ms returned sat
[2023-03-08 05:20:18] [INFO ] [Real]Absence check using 33 positive and 25 generalized place invariants in 13 ms returned sat
[2023-03-08 05:20:18] [INFO ] After 96ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 05:20:18] [INFO ] [Nat]Absence check using 33 positive place invariants in 4 ms returned sat
[2023-03-08 05:20:18] [INFO ] [Nat]Absence check using 33 positive and 25 generalized place invariants in 86 ms returned sat
[2023-03-08 05:20:18] [INFO ] After 180ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 05:20:18] [INFO ] After 210ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 15 ms.
[2023-03-08 05:20:18] [INFO ] After 377ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 984 steps, including 2 resets, run visited all 1 properties in 5 ms. (steps per millisecond=196 )
FORMULA DES-PT-40a-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 1 properties in 4 ms.
Starting structural reductions in LTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 4 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:18] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:18] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:18] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 18 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:18] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:20:19] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:19] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 272/272 places, 216/216 transitions.
Applied a total of 0 rules in 8 ms. Remains 272 /272 variables (removed 0) and now considering 216/216 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 272/272 places, 216/216 transitions.
[2023-03-08 05:20:19] [INFO ] Flatten gal took : 8 ms
[2023-03-08 05:20:19] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:19] [INFO ] Input system was already deterministic with 216 transitions.
[2023-03-08 05:20:19] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:19] [INFO ] Flatten gal took : 9 ms
[2023-03-08 05:20:19] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 05:20:19] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 272 places, 216 transitions and 1045 arcs took 3 ms.
Total runtime 25926 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-40a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/368
CTLFireability

FORMULA DES-PT-40a-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-40a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-40a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-40a-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-40a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-40a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-40a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-40a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678253426041

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/368/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/368/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/368/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 13 (type EXCL) for 12 DES-PT-40a-CTLFireability-04
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DES-PT-40a-CTLFireability-04
lola: result : false
lola: markings : 44
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 23 (type EXCL) for 18 DES-PT-40a-CTLFireability-06
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 23 (type EXCL) for DES-PT-40a-CTLFireability-06
lola: result : false
lola: markings : 40062
lola: fired transitions : 158345
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DES-PT-40a-CTLFireability-13
lola: time limit : 276 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/276 3/32 DES-PT-40a-CTLFireability-13 392854 m, 78570 m/sec, 2962533 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/276 4/32 DES-PT-40a-CTLFireability-13 745329 m, 70495 m/sec, 6115438 t fired, .

Time elapsed: 10 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/276 6/32 DES-PT-40a-CTLFireability-13 1099144 m, 70763 m/sec, 9267139 t fired, .

Time elapsed: 15 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/276 8/32 DES-PT-40a-CTLFireability-13 1426524 m, 65476 m/sec, 12376663 t fired, .

Time elapsed: 20 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/276 10/32 DES-PT-40a-CTLFireability-13 1738002 m, 62295 m/sec, 15533884 t fired, .

Time elapsed: 25 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/276 11/32 DES-PT-40a-CTLFireability-13 2061717 m, 64743 m/sec, 18661550 t fired, .

Time elapsed: 30 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 35/276 13/32 DES-PT-40a-CTLFireability-13 2391588 m, 65974 m/sec, 21764107 t fired, .

Time elapsed: 35 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 40/276 15/32 DES-PT-40a-CTLFireability-13 2716868 m, 65056 m/sec, 24941552 t fired, .

Time elapsed: 40 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 45/276 17/32 DES-PT-40a-CTLFireability-13 3073410 m, 71308 m/sec, 28089644 t fired, .

Time elapsed: 45 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 50/276 19/32 DES-PT-40a-CTLFireability-13 3430594 m, 71436 m/sec, 31213524 t fired, .

Time elapsed: 50 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 55/276 21/32 DES-PT-40a-CTLFireability-13 3780170 m, 69915 m/sec, 34304534 t fired, .

Time elapsed: 55 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 60/276 22/32 DES-PT-40a-CTLFireability-13 4088414 m, 61648 m/sec, 37336970 t fired, .

Time elapsed: 60 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 65/276 24/32 DES-PT-40a-CTLFireability-13 4442281 m, 70773 m/sec, 40402966 t fired, .

Time elapsed: 65 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 70/276 26/32 DES-PT-40a-CTLFireability-13 4762800 m, 64103 m/sec, 43453953 t fired, .

Time elapsed: 70 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 75/276 27/32 DES-PT-40a-CTLFireability-13 5068576 m, 61155 m/sec, 46545010 t fired, .

Time elapsed: 75 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 80/276 29/32 DES-PT-40a-CTLFireability-13 5367993 m, 59883 m/sec, 49584742 t fired, .

Time elapsed: 80 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 85/276 30/32 DES-PT-40a-CTLFireability-13 5653704 m, 57142 m/sec, 52651999 t fired, .

Time elapsed: 85 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 90/276 32/32 DES-PT-40a-CTLFireability-13 5932180 m, 55695 m/sec, 55732876 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 41 (type EXCL) for DES-PT-40a-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 38 (type EXCL) for 37 DES-PT-40a-CTLFireability-11
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/292 3/32 DES-PT-40a-CTLFireability-11 433448 m, 86689 m/sec, 2876287 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/292 5/32 DES-PT-40a-CTLFireability-11 794734 m, 72257 m/sec, 5724281 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/292 7/32 DES-PT-40a-CTLFireability-11 1150457 m, 71144 m/sec, 8572369 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/292 8/32 DES-PT-40a-CTLFireability-11 1470649 m, 64038 m/sec, 11375359 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/292 10/32 DES-PT-40a-CTLFireability-11 1783188 m, 62507 m/sec, 14221228 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/292 12/32 DES-PT-40a-CTLFireability-11 2109357 m, 65233 m/sec, 17055245 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/292 13/32 DES-PT-40a-CTLFireability-11 2457066 m, 69541 m/sec, 19882227 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/292 15/32 DES-PT-40a-CTLFireability-11 2782634 m, 65113 m/sec, 22747779 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/292 17/32 DES-PT-40a-CTLFireability-11 3149776 m, 73428 m/sec, 25580466 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/292 19/32 DES-PT-40a-CTLFireability-11 3507500 m, 71544 m/sec, 28397251 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 55/292 21/32 DES-PT-40a-CTLFireability-11 3854748 m, 69449 m/sec, 31167800 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 60/292 22/32 DES-PT-40a-CTLFireability-11 4168066 m, 62663 m/sec, 33929653 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 65/292 24/32 DES-PT-40a-CTLFireability-11 4532277 m, 72842 m/sec, 36740778 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 70/292 26/32 DES-PT-40a-CTLFireability-11 4845012 m, 62547 m/sec, 39473077 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 75/292 28/32 DES-PT-40a-CTLFireability-11 5143591 m, 59715 m/sec, 42178057 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 80/292 29/32 DES-PT-40a-CTLFireability-11 5441356 m, 59553 m/sec, 44901686 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 85/292 31/32 DES-PT-40a-CTLFireability-11 5713529 m, 54434 m/sec, 47636405 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 90/292 32/32 DES-PT-40a-CTLFireability-11 5992937 m, 55881 m/sec, 50423594 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 38 (type EXCL) for DES-PT-40a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 35 (type EXCL) for 34 DES-PT-40a-CTLFireability-10
lola: time limit : 310 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DES-PT-40a-CTLFireability-10
lola: result : true
lola: markings : 45
lola: fired transitions : 134
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DES-PT-40a-CTLFireability-05
lola: time limit : 341 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/341 3/32 DES-PT-40a-CTLFireability-05 438211 m, 87642 m/sec, 2916050 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/341 5/32 DES-PT-40a-CTLFireability-05 803428 m, 73043 m/sec, 5791418 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/341 7/32 DES-PT-40a-CTLFireability-05 1160310 m, 71376 m/sec, 8660362 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/341 8/32 DES-PT-40a-CTLFireability-05 1487880 m, 65514 m/sec, 11527608 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/341 10/32 DES-PT-40a-CTLFireability-05 1802090 m, 62842 m/sec, 14402821 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/341 12/32 DES-PT-40a-CTLFireability-05 2130818 m, 65745 m/sec, 17266396 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/341 14/32 DES-PT-40a-CTLFireability-05 2484788 m, 70794 m/sec, 20124534 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/341 15/32 DES-PT-40a-CTLFireability-05 2816386 m, 66319 m/sec, 23041817 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/341 18/32 DES-PT-40a-CTLFireability-05 3206583 m, 78039 m/sec, 26008592 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/341 19/32 DES-PT-40a-CTLFireability-05 3576767 m, 74036 m/sec, 28937817 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/341 21/32 DES-PT-40a-CTLFireability-05 3923265 m, 69299 m/sec, 31809748 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/341 23/32 DES-PT-40a-CTLFireability-05 4276000 m, 70547 m/sec, 34664399 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/341 25/32 DES-PT-40a-CTLFireability-05 4624257 m, 69651 m/sec, 37510632 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/341 26/32 DES-PT-40a-CTLFireability-05 4933040 m, 61756 m/sec, 40284995 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/341 28/32 DES-PT-40a-CTLFireability-05 5242619 m, 61915 m/sec, 43057408 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 80/341 30/32 DES-PT-40a-CTLFireability-05 5539784 m, 59433 m/sec, 45829717 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 85/341 31/32 DES-PT-40a-CTLFireability-05 5816991 m, 55441 m/sec, 48609920 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 16 (type EXCL) for DES-PT-40a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 7 (type EXCL) for 6 DES-PT-40a-CTLFireability-02
lola: time limit : 368 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DES-PT-40a-CTLFireability-02
lola: result : false
lola: markings : 3031
lola: fired transitions : 14463
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DES-PT-40a-CTLFireability-01
lola: time limit : 415 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/415 3/32 DES-PT-40a-CTLFireability-01 482754 m, 96550 m/sec, 3178719 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/415 5/32 DES-PT-40a-CTLFireability-01 891725 m, 81794 m/sec, 6393305 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/415 7/32 DES-PT-40a-CTLFireability-01 1283729 m, 78400 m/sec, 9596351 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/415 9/32 DES-PT-40a-CTLFireability-01 1646217 m, 72497 m/sec, 12766606 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/415 11/32 DES-PT-40a-CTLFireability-01 2027481 m, 76252 m/sec, 15953688 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/415 13/32 DES-PT-40a-CTLFireability-01 2405976 m, 75699 m/sec, 19116004 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/415 15/32 DES-PT-40a-CTLFireability-01 2768026 m, 72410 m/sec, 22241718 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/415 17/32 DES-PT-40a-CTLFireability-01 3127752 m, 71945 m/sec, 25336531 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/415 19/32 DES-PT-40a-CTLFireability-01 3459869 m, 66423 m/sec, 28401321 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/415 20/32 DES-PT-40a-CTLFireability-01 3764340 m, 60894 m/sec, 31456278 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/415 22/32 DES-PT-40a-CTLFireability-01 4099372 m, 67006 m/sec, 34491863 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/415 24/32 DES-PT-40a-CTLFireability-01 4404569 m, 61039 m/sec, 37575164 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/415 26/32 DES-PT-40a-CTLFireability-01 4837557 m, 86597 m/sec, 40720932 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/415 28/32 DES-PT-40a-CTLFireability-01 5215572 m, 75603 m/sec, 43842766 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/415 30/32 DES-PT-40a-CTLFireability-01 5591508 m, 75187 m/sec, 46959308 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/415 32/32 DES-PT-40a-CTLFireability-01 5930757 m, 67849 m/sec, 50162405 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for DES-PT-40a-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-14: AGAF 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-40a-CTLFireability-00
lola: time limit : 462 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DES-PT-40a-CTLFireability-00
lola: result : true
lola: markings : 45
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 43 DES-PT-40a-CTLFireability-14
lola: time limit : 539 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for DES-PT-40a-CTLFireability-14
lola: result : true
lola: markings : 26
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 DES-PT-40a-CTLFireability-15
lola: time limit : 647 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DES-PT-40a-CTLFireability-15
lola: result : false
lola: markings : 45
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DES-PT-40a-CTLFireability-09
lola: time limit : 808 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/808 3/32 DES-PT-40a-CTLFireability-09 483663 m, 96732 m/sec, 3185844 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/808 5/32 DES-PT-40a-CTLFireability-09 887348 m, 80737 m/sec, 6354758 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/808 7/32 DES-PT-40a-CTLFireability-09 1275033 m, 77537 m/sec, 9518673 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/808 9/32 DES-PT-40a-CTLFireability-09 1632161 m, 71425 m/sec, 12660553 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/808 11/32 DES-PT-40a-CTLFireability-09 2004745 m, 74516 m/sec, 15762073 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/808 13/32 DES-PT-40a-CTLFireability-09 2376821 m, 74415 m/sec, 18882960 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/808 15/32 DES-PT-40a-CTLFireability-09 2743546 m, 73345 m/sec, 21987687 t fired, .

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/808 17/32 DES-PT-40a-CTLFireability-09 3100181 m, 71327 m/sec, 25101360 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/808 19/32 DES-PT-40a-CTLFireability-09 3446491 m, 69262 m/sec, 28272287 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/808 20/32 DES-PT-40a-CTLFireability-09 3748394 m, 60380 m/sec, 31333519 t fired, .

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/808 22/32 DES-PT-40a-CTLFireability-09 4088683 m, 68057 m/sec, 34393091 t fired, .

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/808 24/32 DES-PT-40a-CTLFireability-09 4390385 m, 60340 m/sec, 37407350 t fired, .

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 65/808 26/32 DES-PT-40a-CTLFireability-09 4812860 m, 84495 m/sec, 40525493 t fired, .

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 70/808 28/32 DES-PT-40a-CTLFireability-09 5184220 m, 74272 m/sec, 43629790 t fired, .

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/808 30/32 DES-PT-40a-CTLFireability-09 5572589 m, 77673 m/sec, 46796747 t fired, .

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 80/808 32/32 DES-PT-40a-CTLFireability-09 5911001 m, 67682 m/sec, 49960771 t fired, .

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 32 (type EXCL) for DES-PT-40a-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 29 (type EXCL) for 28 DES-PT-40a-CTLFireability-08
lola: time limit : 1050 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/1050 3/32 DES-PT-40a-CTLFireability-08 488645 m, 97729 m/sec, 3224939 t fired, .

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/1050 5/32 DES-PT-40a-CTLFireability-08 894131 m, 81097 m/sec, 6410388 t fired, .

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/1050 7/32 DES-PT-40a-CTLFireability-08 1287143 m, 78602 m/sec, 9622772 t fired, .

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 20/1050 9/32 DES-PT-40a-CTLFireability-08 1647760 m, 72123 m/sec, 12777169 t fired, .

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/1050 11/32 DES-PT-40a-CTLFireability-08 2020694 m, 74586 m/sec, 15890196 t fired, .

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/1050 13/32 DES-PT-40a-CTLFireability-08 2393825 m, 74626 m/sec, 19009110 t fired, .

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/1050 15/32 DES-PT-40a-CTLFireability-08 2757358 m, 72706 m/sec, 22113088 t fired, .

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/1050 17/32 DES-PT-40a-CTLFireability-08 3114542 m, 71436 m/sec, 25211264 t fired, .

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/1050 19/32 DES-PT-40a-CTLFireability-08 3450587 m, 67209 m/sec, 28296164 t fired, .

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/1050 20/32 DES-PT-40a-CTLFireability-08 3754399 m, 60762 m/sec, 31373697 t fired, .

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/1050 22/32 DES-PT-40a-CTLFireability-08 4092860 m, 67692 m/sec, 34418259 t fired, .

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/1050 24/32 DES-PT-40a-CTLFireability-08 4396452 m, 60718 m/sec, 37453154 t fired, .

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/1050 26/32 DES-PT-40a-CTLFireability-08 4824251 m, 85559 m/sec, 40603167 t fired, .

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/1050 28/32 DES-PT-40a-CTLFireability-08 5199081 m, 74966 m/sec, 43728198 t fired, .

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 75/1050 30/32 DES-PT-40a-CTLFireability-08 5582210 m, 76625 m/sec, 46860302 t fired, .

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 80/1050 32/32 DES-PT-40a-CTLFireability-08 5914427 m, 66443 m/sec, 49964381 t fired, .

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 29 (type EXCL) for DES-PT-40a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 10 (type EXCL) for 9 DES-PT-40a-CTLFireability-03
lola: time limit : 1532 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/1532 4/32 DES-PT-40a-CTLFireability-03 570104 m, 114020 m/sec, 3280241 t fired, .

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/1532 7/32 DES-PT-40a-CTLFireability-03 1087688 m, 103516 m/sec, 6556697 t fired, .

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/1532 9/32 DES-PT-40a-CTLFireability-03 1491280 m, 80718 m/sec, 9793652 t fired, .

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/1532 11/32 DES-PT-40a-CTLFireability-03 1901233 m, 81990 m/sec, 13038974 t fired, .

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/1532 14/32 DES-PT-40a-CTLFireability-03 2324064 m, 84566 m/sec, 16266056 t fired, .

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/1532 16/32 DES-PT-40a-CTLFireability-03 2680261 m, 71239 m/sec, 19503053 t fired, .

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/1532 18/32 DES-PT-40a-CTLFireability-03 3072790 m, 78505 m/sec, 22731141 t fired, .

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/1532 21/32 DES-PT-40a-CTLFireability-03 3491283 m, 83698 m/sec, 25988499 t fired, .

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/1532 23/32 DES-PT-40a-CTLFireability-03 3876474 m, 77038 m/sec, 29208993 t fired, .

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/1532 25/32 DES-PT-40a-CTLFireability-03 4260711 m, 76847 m/sec, 32404095 t fired, .

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/1532 27/32 DES-PT-40a-CTLFireability-03 4604338 m, 68725 m/sec, 35572800 t fired, .

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/1532 29/32 DES-PT-40a-CTLFireability-03 4962140 m, 71560 m/sec, 38722569 t fired, .

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/1532 31/32 DES-PT-40a-CTLFireability-03 5337529 m, 75077 m/sec, 41922006 t fired, .

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for DES-PT-40a-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-40a-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-40a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-40a-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 26 (type EXCL) for 25 DES-PT-40a-CTLFireability-07
lola: time limit : 2995 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for DES-PT-40a-CTLFireability-07
lola: result : false
lola: markings : 218
lola: fired transitions : 560
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-40a-CTLFireability-00: CTL true CTL model checker
DES-PT-40a-CTLFireability-01: CTL unknown AGGR
DES-PT-40a-CTLFireability-02: CTL false CTL model checker
DES-PT-40a-CTLFireability-03: CTL unknown AGGR
DES-PT-40a-CTLFireability-04: CTL false CTL model checker
DES-PT-40a-CTLFireability-05: CTL unknown AGGR
DES-PT-40a-CTLFireability-06: CONJ false CTL model checker
DES-PT-40a-CTLFireability-07: CTL false CTL model checker
DES-PT-40a-CTLFireability-08: CTL unknown AGGR
DES-PT-40a-CTLFireability-09: CTL unknown AGGR
DES-PT-40a-CTLFireability-10: CTL true CTL model checker
DES-PT-40a-CTLFireability-11: CTL unknown AGGR
DES-PT-40a-CTLFireability-13: CTL unknown AGGR
DES-PT-40a-CTLFireability-14: AGAF false state space /EFEG
DES-PT-40a-CTLFireability-15: CTL false CTL model checker


Time elapsed: 605 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-40a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-40a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478300458"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-40a.tgz
mv DES-PT-40a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;