Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478300418.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-10b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478300418
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 612K
-rw-r--r-- 1 mcc users 6.9K Feb 26 15:39 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 15:39 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 26 15:38 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 15:38 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.1K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 15:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 166K Feb 26 15:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.9K Feb 26 15:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 26 15:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 79K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-10b-CTLFireability-00
FORMULA_NAME DES-PT-10b-CTLFireability-01
FORMULA_NAME DES-PT-10b-CTLFireability-02
FORMULA_NAME DES-PT-10b-CTLFireability-03
FORMULA_NAME DES-PT-10b-CTLFireability-04
FORMULA_NAME DES-PT-10b-CTLFireability-05
FORMULA_NAME DES-PT-10b-CTLFireability-06
FORMULA_NAME DES-PT-10b-CTLFireability-07
FORMULA_NAME DES-PT-10b-CTLFireability-08
FORMULA_NAME DES-PT-10b-CTLFireability-09
FORMULA_NAME DES-PT-10b-CTLFireability-10
FORMULA_NAME DES-PT-10b-CTLFireability-11
FORMULA_NAME DES-PT-10b-CTLFireability-12
FORMULA_NAME DES-PT-10b-CTLFireability-13
FORMULA_NAME DES-PT-10b-CTLFireability-14
FORMULA_NAME DES-PT-10b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678251216875

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-10b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 04:53:38] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 04:53:38] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 04:53:38] [INFO ] Load time of PNML (sax parser for PT used): 52 ms
[2023-03-08 04:53:38] [INFO ] Transformed 320 places.
[2023-03-08 04:53:38] [INFO ] Transformed 271 transitions.
[2023-03-08 04:53:38] [INFO ] Found NUPN structural information;
[2023-03-08 04:53:38] [INFO ] Parsed PT model containing 320 places and 271 transitions and 827 arcs in 113 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 146 out of 320 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 320/320 places, 271/271 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 317 transition count 271
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 18 place count 302 transition count 256
Iterating global reduction 1 with 15 rules applied. Total rules applied 33 place count 302 transition count 256
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 38 place count 297 transition count 251
Iterating global reduction 1 with 5 rules applied. Total rules applied 43 place count 297 transition count 251
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 47 place count 297 transition count 247
Applied a total of 47 rules in 52 ms. Remains 297 /320 variables (removed 23) and now considering 247/271 (removed 24) transitions.
// Phase 1: matrix 247 rows 297 cols
[2023-03-08 04:53:38] [INFO ] Computed 62 place invariants in 27 ms
[2023-03-08 04:53:38] [INFO ] Implicit Places using invariants in 275 ms returned []
[2023-03-08 04:53:38] [INFO ] Invariant cache hit.
[2023-03-08 04:53:39] [INFO ] Implicit Places using invariants and state equation in 247 ms returned []
Implicit Place search using SMT with State Equation took 545 ms to find 0 implicit places.
[2023-03-08 04:53:39] [INFO ] Invariant cache hit.
[2023-03-08 04:53:39] [INFO ] Dead Transitions using invariants and state equation in 141 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 297/320 places, 247/271 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 739 ms. Remains : 297/320 places, 247/271 transitions.
Support contains 146 out of 297 places after structural reductions.
[2023-03-08 04:53:39] [INFO ] Flatten gal took : 66 ms
[2023-03-08 04:53:39] [INFO ] Flatten gal took : 22 ms
[2023-03-08 04:53:39] [INFO ] Input system was already deterministic with 247 transitions.
Support contains 145 out of 297 places (down from 146) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 88 resets, run finished after 409 ms. (steps per millisecond=24 ) properties (out of 97) seen :78
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Running SMT prover for 19 properties.
[2023-03-08 04:53:40] [INFO ] Invariant cache hit.
[2023-03-08 04:53:40] [INFO ] After 182ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:19
[2023-03-08 04:53:40] [INFO ] [Nat]Absence check using 33 positive place invariants in 9 ms returned sat
[2023-03-08 04:53:40] [INFO ] [Nat]Absence check using 33 positive and 29 generalized place invariants in 12 ms returned sat
[2023-03-08 04:53:40] [INFO ] After 371ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :17
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 9 places in 59 ms of which 4 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 80 ms
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 7 places in 97 ms of which 1 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 13 places in 81 ms of which 1 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 26 places in 78 ms of which 2 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 13 places in 65 ms of which 1 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 19 places in 41 ms of which 1 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 21 places in 42 ms of which 1 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 23 places in 47 ms of which 1 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 15 places in 57 ms of which 0 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 619 ms
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 19 places in 71 ms of which 0 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 33 places in 74 ms of which 0 ms to minimize.
[2023-03-08 04:53:41] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 191 ms
[2023-03-08 04:53:41] [INFO ] Deduced a trap composed of 34 places in 62 ms of which 0 ms to minimize.
[2023-03-08 04:53:42] [INFO ] Deduced a trap composed of 35 places in 50 ms of which 1 ms to minimize.
[2023-03-08 04:53:42] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 145 ms
[2023-03-08 04:53:42] [INFO ] Deduced a trap composed of 32 places in 73 ms of which 1 ms to minimize.
[2023-03-08 04:53:42] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 96 ms
[2023-03-08 04:53:42] [INFO ] Deduced a trap composed of 16 places in 39 ms of which 0 ms to minimize.
[2023-03-08 04:53:42] [INFO ] Deduced a trap composed of 17 places in 33 ms of which 1 ms to minimize.
[2023-03-08 04:53:42] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 128 ms
[2023-03-08 04:53:42] [INFO ] Deduced a trap composed of 26 places in 54 ms of which 1 ms to minimize.
[2023-03-08 04:53:42] [INFO ] Deduced a trap composed of 23 places in 47 ms of which 0 ms to minimize.
[2023-03-08 04:53:42] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 129 ms
[2023-03-08 04:53:42] [INFO ] After 2117ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :16
Attempting to minimize the solution found.
Minimization took 254 ms.
[2023-03-08 04:53:42] [INFO ] After 2646ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :16
Fused 19 Parikh solutions to 15 different solutions.
Parikh walk visited 4 properties in 501 ms.
Support contains 16 out of 297 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 297/297 places, 247/247 transitions.
Graph (complete) has 577 edges and 297 vertex of which 291 are kept as prefixes of interest. Removing 6 places using SCC suffix rule.2 ms
Discarding 6 places :
Also discarding 3 output transitions
Drop transitions removed 3 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 0 with 16 rules applied. Total rules applied 17 place count 291 transition count 228
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 32 place count 276 transition count 228
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 9 Pre rules applied. Total rules applied 32 place count 276 transition count 219
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 18 rules applied. Total rules applied 50 place count 267 transition count 219
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 59 place count 258 transition count 210
Iterating global reduction 2 with 9 rules applied. Total rules applied 68 place count 258 transition count 210
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 5 rules applied. Total rules applied 73 place count 258 transition count 205
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 74 place count 257 transition count 205
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 79 place count 252 transition count 200
Iterating global reduction 4 with 5 rules applied. Total rules applied 84 place count 252 transition count 200
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 4 with 4 rules applied. Total rules applied 88 place count 252 transition count 196
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 3 Pre rules applied. Total rules applied 88 place count 252 transition count 193
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 5 with 6 rules applied. Total rules applied 94 place count 249 transition count 193
Performed 74 Post agglomeration using F-continuation condition.Transition count delta: 74
Deduced a syphon composed of 74 places in 0 ms
Reduce places removed 74 places and 0 transitions.
Iterating global reduction 5 with 148 rules applied. Total rules applied 242 place count 175 transition count 119
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 243 place count 175 transition count 118
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -15
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 6 with 6 rules applied. Total rules applied 249 place count 172 transition count 133
Free-agglomeration rule applied 2 times.
Iterating global reduction 6 with 2 rules applied. Total rules applied 251 place count 172 transition count 131
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 253 place count 170 transition count 131
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 7 with 1 rules applied. Total rules applied 254 place count 170 transition count 130
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 255 place count 169 transition count 130
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 8 with 2 rules applied. Total rules applied 257 place count 169 transition count 130
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 258 place count 168 transition count 129
Applied a total of 258 rules in 105 ms. Remains 168 /297 variables (removed 129) and now considering 129/247 (removed 118) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 105 ms. Remains : 168/297 places, 129/247 transitions.
Incomplete random walk after 10000 steps, including 421 resets, run finished after 313 ms. (steps per millisecond=31 ) properties (out of 12) seen :1
Incomplete Best-First random walk after 10000 steps, including 76 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 69 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 77 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 77 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 95 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 91 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 90 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 97 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 64 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 75 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10000 steps, including 80 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 11) seen :0
Interrupted probabilistic random walk after 703639 steps, run timeout after 3001 ms. (steps per millisecond=234 ) properties seen :{}
Probabilistic random walk after 703639 steps, saw 95504 distinct states, run finished after 3002 ms. (steps per millisecond=234 ) properties seen :0
Running SMT prover for 11 properties.
// Phase 1: matrix 129 rows 168 cols
[2023-03-08 04:53:47] [INFO ] Computed 60 place invariants in 6 ms
[2023-03-08 04:53:47] [INFO ] [Real]Absence check using 36 positive place invariants in 5 ms returned sat
[2023-03-08 04:53:47] [INFO ] [Real]Absence check using 36 positive and 24 generalized place invariants in 7 ms returned sat
[2023-03-08 04:53:47] [INFO ] After 106ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-08 04:53:47] [INFO ] [Nat]Absence check using 36 positive place invariants in 5 ms returned sat
[2023-03-08 04:53:47] [INFO ] [Nat]Absence check using 36 positive and 24 generalized place invariants in 194 ms returned sat
[2023-03-08 04:53:48] [INFO ] After 135ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-03-08 04:53:48] [INFO ] State equation strengthened by 12 read => feed constraints.
[2023-03-08 04:53:48] [INFO ] After 269ms SMT Verify possible using 12 Read/Feed constraints in natural domain returned unsat :0 sat :11
[2023-03-08 04:53:48] [INFO ] Deduced a trap composed of 7 places in 42 ms of which 0 ms to minimize.
[2023-03-08 04:53:48] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 54 ms
[2023-03-08 04:53:48] [INFO ] Deduced a trap composed of 15 places in 49 ms of which 0 ms to minimize.
[2023-03-08 04:53:48] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 59 ms
[2023-03-08 04:53:48] [INFO ] After 583ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 115 ms.
[2023-03-08 04:53:48] [INFO ] After 1141ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Fused 11 Parikh solutions to 10 different solutions.
Parikh walk visited 1 properties in 149 ms.
Support contains 13 out of 168 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 168/168 places, 129/129 transitions.
Graph (complete) has 557 edges and 168 vertex of which 166 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.1 ms
Discarding 2 places :
Also discarding 2 output transitions
Drop transitions removed 2 transitions
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 3 place count 165 transition count 126
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 4 place count 164 transition count 125
Iterating global reduction 0 with 1 rules applied. Total rules applied 5 place count 164 transition count 125
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 13 place count 164 transition count 117
Applied a total of 13 rules in 14 ms. Remains 164 /168 variables (removed 4) and now considering 117/129 (removed 12) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 14 ms. Remains : 164/168 places, 117/129 transitions.
Incomplete random walk after 10000 steps, including 443 resets, run finished after 246 ms. (steps per millisecond=40 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10000 steps, including 88 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 86 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 85 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 84 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 106 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 106 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 107 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 84 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 86 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 85 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 10) seen :0
Interrupted probabilistic random walk after 733995 steps, run timeout after 3001 ms. (steps per millisecond=244 ) properties seen :{}
Probabilistic random walk after 733995 steps, saw 100306 distinct states, run finished after 3001 ms. (steps per millisecond=244 ) properties seen :0
Running SMT prover for 10 properties.
// Phase 1: matrix 117 rows 164 cols
[2023-03-08 04:53:52] [INFO ] Computed 60 place invariants in 5 ms
[2023-03-08 04:53:52] [INFO ] [Real]Absence check using 36 positive place invariants in 5 ms returned sat
[2023-03-08 04:53:52] [INFO ] [Real]Absence check using 36 positive and 24 generalized place invariants in 6 ms returned sat
[2023-03-08 04:53:52] [INFO ] After 104ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:10
[2023-03-08 04:53:52] [INFO ] [Nat]Absence check using 36 positive place invariants in 5 ms returned sat
[2023-03-08 04:53:52] [INFO ] [Nat]Absence check using 36 positive and 24 generalized place invariants in 15 ms returned sat
[2023-03-08 04:53:52] [INFO ] After 129ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :10
[2023-03-08 04:53:52] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-08 04:53:53] [INFO ] After 90ms SMT Verify possible using 8 Read/Feed constraints in natural domain returned unsat :0 sat :10
[2023-03-08 04:53:53] [INFO ] Deduced a trap composed of 6 places in 30 ms of which 1 ms to minimize.
[2023-03-08 04:53:53] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 46 ms
[2023-03-08 04:53:53] [INFO ] Deduced a trap composed of 15 places in 41 ms of which 0 ms to minimize.
[2023-03-08 04:53:53] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 52 ms
[2023-03-08 04:53:53] [INFO ] Deduced a trap composed of 16 places in 44 ms of which 0 ms to minimize.
[2023-03-08 04:53:53] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 62 ms
[2023-03-08 04:53:53] [INFO ] After 393ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :10
Attempting to minimize the solution found.
Minimization took 91 ms.
[2023-03-08 04:53:53] [INFO ] After 789ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :10
Fused 10 Parikh solutions to 9 different solutions.
Parikh walk visited 0 properties in 172 ms.
Support contains 13 out of 164 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 164/164 places, 117/117 transitions.
Applied a total of 0 rules in 5 ms. Remains 164 /164 variables (removed 0) and now considering 117/117 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 6 ms. Remains : 164/164 places, 117/117 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 164/164 places, 117/117 transitions.
Applied a total of 0 rules in 5 ms. Remains 164 /164 variables (removed 0) and now considering 117/117 (removed 0) transitions.
[2023-03-08 04:53:53] [INFO ] Invariant cache hit.
[2023-03-08 04:53:53] [INFO ] Implicit Places using invariants in 87 ms returned []
[2023-03-08 04:53:53] [INFO ] Invariant cache hit.
[2023-03-08 04:53:53] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-08 04:53:53] [INFO ] Implicit Places using invariants and state equation in 169 ms returned []
Implicit Place search using SMT with State Equation took 260 ms to find 0 implicit places.
[2023-03-08 04:53:53] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-08 04:53:53] [INFO ] Invariant cache hit.
[2023-03-08 04:53:54] [INFO ] Dead Transitions using invariants and state equation in 71 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 347 ms. Remains : 164/164 places, 117/117 transitions.
Graph (complete) has 537 edges and 164 vertex of which 163 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 0 output transitions
Applied a total of 1 rules in 6 ms. Remains 163 /164 variables (removed 1) and now considering 117/117 (removed 0) transitions.
Running SMT prover for 10 properties.
// Phase 1: matrix 117 rows 163 cols
[2023-03-08 04:53:54] [INFO ] Computed 59 place invariants in 1 ms
[2023-03-08 04:53:54] [INFO ] [Real]Absence check using 35 positive place invariants in 4 ms returned sat
[2023-03-08 04:53:54] [INFO ] [Real]Absence check using 35 positive and 24 generalized place invariants in 6 ms returned sat
[2023-03-08 04:53:54] [INFO ] After 92ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:10
[2023-03-08 04:53:54] [INFO ] [Nat]Absence check using 35 positive place invariants in 5 ms returned sat
[2023-03-08 04:53:54] [INFO ] [Nat]Absence check using 35 positive and 24 generalized place invariants in 133 ms returned sat
[2023-03-08 04:53:54] [INFO ] After 134ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :10
[2023-03-08 04:53:54] [INFO ] Deduced a trap composed of 6 places in 38 ms of which 0 ms to minimize.
[2023-03-08 04:53:54] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 54 ms
[2023-03-08 04:53:54] [INFO ] Deduced a trap composed of 11 places in 43 ms of which 0 ms to minimize.
[2023-03-08 04:53:54] [INFO ] Deduced a trap composed of 4 places in 32 ms of which 0 ms to minimize.
[2023-03-08 04:53:54] [INFO ] Deduced a trap composed of 14 places in 32 ms of which 0 ms to minimize.
[2023-03-08 04:53:54] [INFO ] Deduced a trap composed of 15 places in 40 ms of which 0 ms to minimize.
[2023-03-08 04:53:54] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 194 ms
[2023-03-08 04:53:54] [INFO ] Deduced a trap composed of 17 places in 43 ms of which 0 ms to minimize.
[2023-03-08 04:53:54] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 54 ms
[2023-03-08 04:53:54] [INFO ] After 548ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :10
Attempting to minimize the solution found.
Minimization took 82 ms.
[2023-03-08 04:53:55] [INFO ] After 903ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :10
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 15 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 14 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 247 transitions.
Support contains 135 out of 297 places (down from 137) after GAL structural reductions.
Computed a total of 102 stabilizing places and 94 stable transitions
Graph (complete) has 577 edges and 297 vertex of which 289 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.5 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Graph (complete) has 577 edges and 297 vertex of which 289 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 13 rules applied. Total rules applied 14 place count 288 transition count 228
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 27 place count 275 transition count 228
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 27 place count 275 transition count 216
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 51 place count 263 transition count 216
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 59 place count 255 transition count 208
Iterating global reduction 2 with 8 rules applied. Total rules applied 67 place count 255 transition count 208
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 70 place count 255 transition count 205
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 71 place count 254 transition count 205
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 71 place count 254 transition count 204
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 73 place count 253 transition count 204
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 78 place count 248 transition count 199
Iterating global reduction 4 with 5 rules applied. Total rules applied 83 place count 248 transition count 199
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 5 rules applied. Total rules applied 88 place count 248 transition count 194
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 90 place count 247 transition count 193
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 90 place count 247 transition count 192
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 92 place count 246 transition count 192
Performed 68 Post agglomeration using F-continuation condition.Transition count delta: 68
Deduced a syphon composed of 68 places in 0 ms
Reduce places removed 68 places and 0 transitions.
Iterating global reduction 6 with 136 rules applied. Total rules applied 228 place count 178 transition count 124
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 229 place count 178 transition count 124
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 231 place count 176 transition count 122
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 232 place count 175 transition count 122
Applied a total of 232 rules in 66 ms. Remains 175 /297 variables (removed 122) and now considering 122/247 (removed 125) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 66 ms. Remains : 175/297 places, 122/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 122 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Graph (complete) has 577 edges and 297 vertex of which 289 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 0 with 15 rules applied. Total rules applied 16 place count 288 transition count 226
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 31 place count 273 transition count 226
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 10 Pre rules applied. Total rules applied 31 place count 273 transition count 216
Deduced a syphon composed of 10 places in 1 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 51 place count 263 transition count 216
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 62 place count 252 transition count 205
Iterating global reduction 2 with 11 rules applied. Total rules applied 73 place count 252 transition count 205
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 5 rules applied. Total rules applied 78 place count 252 transition count 200
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 79 place count 251 transition count 200
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 79 place count 251 transition count 199
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 81 place count 250 transition count 199
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 87 place count 244 transition count 193
Iterating global reduction 4 with 6 rules applied. Total rules applied 93 place count 244 transition count 193
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 6 rules applied. Total rules applied 99 place count 244 transition count 187
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 101 place count 243 transition count 186
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 2 Pre rules applied. Total rules applied 101 place count 243 transition count 184
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 105 place count 241 transition count 184
Performed 71 Post agglomeration using F-continuation condition.Transition count delta: 71
Deduced a syphon composed of 71 places in 0 ms
Reduce places removed 71 places and 0 transitions.
Iterating global reduction 6 with 142 rules applied. Total rules applied 247 place count 170 transition count 113
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 249 place count 168 transition count 111
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 250 place count 167 transition count 111
Applied a total of 250 rules in 52 ms. Remains 167 /297 variables (removed 130) and now considering 111/247 (removed 136) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 52 ms. Remains : 167/297 places, 111/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 111 transitions.
Starting structural reductions in LTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 282 transition count 232
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 282 transition count 232
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 34 place count 282 transition count 228
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 41 place count 275 transition count 221
Iterating global reduction 1 with 7 rules applied. Total rules applied 48 place count 275 transition count 221
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 53 place count 275 transition count 216
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 274 transition count 215
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 274 transition count 215
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 56 place count 274 transition count 214
Applied a total of 56 rules in 28 ms. Remains 274 /297 variables (removed 23) and now considering 214/247 (removed 33) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 274/297 places, 214/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 214 transitions.
Starting structural reductions in LTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 283 transition count 233
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 283 transition count 233
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 31 place count 283 transition count 230
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 38 place count 276 transition count 223
Iterating global reduction 1 with 7 rules applied. Total rules applied 45 place count 276 transition count 223
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 50 place count 276 transition count 218
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 51 place count 275 transition count 217
Iterating global reduction 2 with 1 rules applied. Total rules applied 52 place count 275 transition count 217
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 53 place count 275 transition count 216
Applied a total of 53 rules in 26 ms. Remains 275 /297 variables (removed 22) and now considering 216/247 (removed 31) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 275/297 places, 216/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 283 transition count 233
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 283 transition count 233
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 32 place count 283 transition count 229
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 37 place count 278 transition count 224
Iterating global reduction 1 with 5 rules applied. Total rules applied 42 place count 278 transition count 224
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 46 place count 278 transition count 220
Applied a total of 46 rules in 20 ms. Remains 278 /297 variables (removed 19) and now considering 220/247 (removed 27) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 278/297 places, 220/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 220 transitions.
Starting structural reductions in LTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 285 transition count 235
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 285 transition count 235
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 27 place count 285 transition count 232
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 32 place count 280 transition count 227
Iterating global reduction 1 with 5 rules applied. Total rules applied 37 place count 280 transition count 227
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 41 place count 280 transition count 223
Applied a total of 41 rules in 9 ms. Remains 280 /297 variables (removed 17) and now considering 223/247 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 280/297 places, 223/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 223 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Graph (complete) has 577 edges and 297 vertex of which 289 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.0 ms
Discarding 8 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 0 with 15 rules applied. Total rules applied 16 place count 288 transition count 226
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 31 place count 273 transition count 226
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 10 Pre rules applied. Total rules applied 31 place count 273 transition count 216
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 51 place count 263 transition count 216
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 60 place count 254 transition count 207
Iterating global reduction 2 with 9 rules applied. Total rules applied 69 place count 254 transition count 207
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 72 place count 254 transition count 204
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 72 place count 254 transition count 203
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 74 place count 253 transition count 203
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 79 place count 248 transition count 198
Iterating global reduction 3 with 5 rules applied. Total rules applied 84 place count 248 transition count 198
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 5 rules applied. Total rules applied 89 place count 248 transition count 193
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 90 place count 247 transition count 193
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 2 Pre rules applied. Total rules applied 90 place count 247 transition count 191
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 94 place count 245 transition count 191
Performed 69 Post agglomeration using F-continuation condition.Transition count delta: 69
Deduced a syphon composed of 69 places in 0 ms
Reduce places removed 69 places and 0 transitions.
Iterating global reduction 5 with 138 rules applied. Total rules applied 232 place count 176 transition count 122
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 233 place count 176 transition count 121
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 5 with 2 rules applied. Total rules applied 235 place count 176 transition count 121
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 237 place count 174 transition count 119
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 238 place count 173 transition count 119
Applied a total of 238 rules in 40 ms. Remains 173 /297 variables (removed 124) and now considering 119/247 (removed 128) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 41 ms. Remains : 173/297 places, 119/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 119 transitions.
Starting structural reductions in LTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 282 transition count 232
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 282 transition count 232
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 34 place count 282 transition count 228
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 39 place count 277 transition count 223
Iterating global reduction 1 with 5 rules applied. Total rules applied 44 place count 277 transition count 223
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 48 place count 277 transition count 219
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 49 place count 276 transition count 218
Iterating global reduction 2 with 1 rules applied. Total rules applied 50 place count 276 transition count 218
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 51 place count 276 transition count 217
Applied a total of 51 rules in 12 ms. Remains 276 /297 variables (removed 21) and now considering 217/247 (removed 30) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 276/297 places, 217/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 217 transitions.
Starting structural reductions in LTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 282 transition count 232
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 282 transition count 232
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 34 place count 282 transition count 228
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 41 place count 275 transition count 221
Iterating global reduction 1 with 7 rules applied. Total rules applied 48 place count 275 transition count 221
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 53 place count 275 transition count 216
Applied a total of 53 rules in 9 ms. Remains 275 /297 variables (removed 22) and now considering 216/247 (removed 31) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 275/297 places, 216/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 216 transitions.
Starting structural reductions in LTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 282 transition count 232
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 282 transition count 232
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 34 place count 282 transition count 228
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 41 place count 275 transition count 221
Iterating global reduction 1 with 7 rules applied. Total rules applied 48 place count 275 transition count 221
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 53 place count 275 transition count 216
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 54 place count 274 transition count 215
Iterating global reduction 2 with 1 rules applied. Total rules applied 55 place count 274 transition count 215
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 56 place count 274 transition count 214
Applied a total of 56 rules in 30 ms. Remains 274 /297 variables (removed 23) and now considering 214/247 (removed 33) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 274/297 places, 214/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 214 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Graph (complete) has 577 edges and 297 vertex of which 289 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.0 ms
Discarding 8 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 13 rules applied. Total rules applied 14 place count 288 transition count 228
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 27 place count 275 transition count 228
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 27 place count 275 transition count 217
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 49 place count 264 transition count 217
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 59 place count 254 transition count 207
Iterating global reduction 2 with 10 rules applied. Total rules applied 69 place count 254 transition count 207
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 5 rules applied. Total rules applied 74 place count 254 transition count 202
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 75 place count 253 transition count 202
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 75 place count 253 transition count 201
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 77 place count 252 transition count 201
Discarding 5 places :
Symmetric choice reduction at 4 with 5 rule applications. Total rules 82 place count 247 transition count 196
Iterating global reduction 4 with 5 rules applied. Total rules applied 87 place count 247 transition count 196
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 5 rules applied. Total rules applied 92 place count 247 transition count 191
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 94 place count 246 transition count 190
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 2 Pre rules applied. Total rules applied 94 place count 246 transition count 188
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 98 place count 244 transition count 188
Performed 63 Post agglomeration using F-continuation condition.Transition count delta: 63
Deduced a syphon composed of 63 places in 0 ms
Reduce places removed 63 places and 0 transitions.
Iterating global reduction 6 with 126 rules applied. Total rules applied 224 place count 181 transition count 125
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 226 place count 179 transition count 123
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 227 place count 178 transition count 123
Applied a total of 227 rules in 86 ms. Remains 178 /297 variables (removed 119) and now considering 123/247 (removed 124) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 87 ms. Remains : 178/297 places, 123/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 123 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Graph (complete) has 577 edges and 297 vertex of which 289 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.1 ms
Discarding 8 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 14 transitions
Trivial Post-agglo rules discarded 14 transitions
Performed 14 trivial Post agglomeration. Transition count delta: 14
Iterating post reduction 0 with 14 rules applied. Total rules applied 15 place count 288 transition count 227
Reduce places removed 14 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 15 rules applied. Total rules applied 30 place count 274 transition count 226
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 31 place count 273 transition count 226
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 9 Pre rules applied. Total rules applied 31 place count 273 transition count 217
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 49 place count 264 transition count 217
Discarding 10 places :
Symmetric choice reduction at 3 with 10 rule applications. Total rules 59 place count 254 transition count 207
Iterating global reduction 3 with 10 rules applied. Total rules applied 69 place count 254 transition count 207
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 5 rules applied. Total rules applied 74 place count 254 transition count 202
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 75 place count 253 transition count 202
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 75 place count 253 transition count 201
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 77 place count 252 transition count 201
Discarding 5 places :
Symmetric choice reduction at 5 with 5 rule applications. Total rules 82 place count 247 transition count 196
Iterating global reduction 5 with 5 rules applied. Total rules applied 87 place count 247 transition count 196
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 6 rules applied. Total rules applied 93 place count 247 transition count 190
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 95 place count 246 transition count 189
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 2 Pre rules applied. Total rules applied 95 place count 246 transition count 187
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 7 with 4 rules applied. Total rules applied 99 place count 244 transition count 187
Performed 68 Post agglomeration using F-continuation condition.Transition count delta: 68
Deduced a syphon composed of 68 places in 0 ms
Reduce places removed 68 places and 0 transitions.
Iterating global reduction 7 with 136 rules applied. Total rules applied 235 place count 176 transition count 119
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 237 place count 174 transition count 117
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 238 place count 173 transition count 117
Applied a total of 238 rules in 71 ms. Remains 173 /297 variables (removed 124) and now considering 117/247 (removed 130) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 71 ms. Remains : 173/297 places, 117/247 transitions.
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:53:55] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:53:55] [INFO ] Input system was already deterministic with 117 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Graph (complete) has 577 edges and 297 vertex of which 289 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.0 ms
Discarding 8 places :
Also discarding 5 output transitions
Drop transitions removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 15 transitions
Trivial Post-agglo rules discarded 15 transitions
Performed 15 trivial Post agglomeration. Transition count delta: 15
Iterating post reduction 0 with 15 rules applied. Total rules applied 16 place count 288 transition count 226
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 31 place count 273 transition count 226
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 10 Pre rules applied. Total rules applied 31 place count 273 transition count 216
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 51 place count 263 transition count 216
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 62 place count 252 transition count 205
Iterating global reduction 2 with 11 rules applied. Total rules applied 73 place count 252 transition count 205
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 5 rules applied. Total rules applied 78 place count 252 transition count 200
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 79 place count 251 transition count 200
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 79 place count 251 transition count 199
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 81 place count 250 transition count 199
Discarding 6 places :
Symmetric choice reduction at 4 with 6 rule applications. Total rules 87 place count 244 transition count 193
Iterating global reduction 4 with 6 rules applied. Total rules applied 93 place count 244 transition count 193
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 6 rules applied. Total rules applied 99 place count 244 transition count 187
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 101 place count 243 transition count 186
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 3 Pre rules applied. Total rules applied 101 place count 243 transition count 183
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 6 with 6 rules applied. Total rules applied 107 place count 240 transition count 183
Performed 67 Post agglomeration using F-continuation condition.Transition count delta: 67
Deduced a syphon composed of 67 places in 0 ms
Reduce places removed 67 places and 0 transitions.
Iterating global reduction 6 with 134 rules applied. Total rules applied 241 place count 173 transition count 116
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 243 place count 171 transition count 114
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 244 place count 170 transition count 114
Applied a total of 244 rules in 86 ms. Remains 170 /297 variables (removed 127) and now considering 114/247 (removed 133) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 86 ms. Remains : 170/297 places, 114/247 transitions.
[2023-03-08 04:53:56] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:53:56] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:53:56] [INFO ] Input system was already deterministic with 114 transitions.
Starting structural reductions in LTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 285 transition count 235
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 285 transition count 235
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 27 place count 285 transition count 232
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 32 place count 280 transition count 227
Iterating global reduction 1 with 5 rules applied. Total rules applied 37 place count 280 transition count 227
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 40 place count 280 transition count 224
Applied a total of 40 rules in 29 ms. Remains 280 /297 variables (removed 17) and now considering 224/247 (removed 23) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 280/297 places, 224/247 transitions.
[2023-03-08 04:53:56] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:53:56] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:53:56] [INFO ] Input system was already deterministic with 224 transitions.
Starting structural reductions in LTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 283 transition count 233
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 283 transition count 233
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 32 place count 283 transition count 229
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 39 place count 276 transition count 222
Iterating global reduction 1 with 7 rules applied. Total rules applied 46 place count 276 transition count 222
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 51 place count 276 transition count 217
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 52 place count 275 transition count 216
Iterating global reduction 2 with 1 rules applied. Total rules applied 53 place count 275 transition count 216
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 54 place count 275 transition count 215
Applied a total of 54 rules in 13 ms. Remains 275 /297 variables (removed 22) and now considering 215/247 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 275/297 places, 215/247 transitions.
[2023-03-08 04:53:56] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:53:56] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:53:56] [INFO ] Input system was already deterministic with 215 transitions.
Starting structural reductions in LTL mode, iteration 0 : 297/297 places, 247/247 transitions.
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 12 place count 285 transition count 235
Iterating global reduction 0 with 12 rules applied. Total rules applied 24 place count 285 transition count 235
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 28 place count 285 transition count 231
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 33 place count 280 transition count 226
Iterating global reduction 1 with 5 rules applied. Total rules applied 38 place count 280 transition count 226
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 41 place count 280 transition count 223
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 42 place count 279 transition count 222
Iterating global reduction 2 with 1 rules applied. Total rules applied 43 place count 279 transition count 222
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 44 place count 279 transition count 221
Applied a total of 44 rules in 12 ms. Remains 279 /297 variables (removed 18) and now considering 221/247 (removed 26) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 279/297 places, 221/247 transitions.
[2023-03-08 04:53:56] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:53:56] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:53:56] [INFO ] Input system was already deterministic with 221 transitions.
[2023-03-08 04:53:56] [INFO ] Flatten gal took : 11 ms
[2023-03-08 04:53:56] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:53:56] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 04:53:56] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 297 places, 247 transitions and 766 arcs took 1 ms.
Total runtime 17998 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-10b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA DES-PT-10b-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-10b-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-10b-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-10b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-10b-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-10b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-10b-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-10b-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-10b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-10b-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-10b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678251607855

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 34 (type EXCL) for 33 DES-PT-10b-CTLFireability-11
lola: time limit : 120 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for DES-PT-10b-CTLFireability-11
lola: result : false
lola: markings : 25
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 28 (type EXCL) for 27 DES-PT-10b-CTLFireability-09
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 74 (type FNDP) for 42 DES-PT-10b-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type EQUN) for 42 DES-PT-10b-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 77 (type SRCH) for 42 DES-PT-10b-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 77 (type SRCH) for DES-PT-10b-CTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 74 (type FNDP) for DES-PT-10b-CTLFireability-14
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 75 (type EQUN) for DES-PT-10b-CTLFireability-14 (obsolete)
lola: FINISHED task # 75 (type EQUN) for DES-PT-10b-CTLFireability-14
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 79 (type FNDP) for 42 DES-PT-10b-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 80 (type EQUN) for 42 DES-PT-10b-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 82 (type SRCH) for 42 DES-PT-10b-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 82 (type SRCH) for DES-PT-10b-CTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 79 (type FNDP) for DES-PT-10b-CTLFireability-14
lola: result : true
lola: fired transitions : 69
lola: tried executions : 3
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 80 (type EQUN) for DES-PT-10b-CTLFireability-14 (obsolete)
sara: try reading problem file /home/mcc/execution/374/CTLFireability-80.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 80 (type EQUN) for DES-PT-10b-CTLFireability-14
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/211 3/32 DES-PT-10b-CTLFireability-09 466663 m, 93332 m/sec, 2519765 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/211 5/32 DES-PT-10b-CTLFireability-09 904456 m, 87558 m/sec, 5127755 t fired, .

Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/211 7/32 DES-PT-10b-CTLFireability-09 1302916 m, 79692 m/sec, 7743068 t fired, .

Time elapsed: 15 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/211 9/32 DES-PT-10b-CTLFireability-09 1715103 m, 82437 m/sec, 10415046 t fired, .

Time elapsed: 20 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/211 11/32 DES-PT-10b-CTLFireability-09 2127961 m, 82571 m/sec, 13087551 t fired, .

Time elapsed: 25 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/211 13/32 DES-PT-10b-CTLFireability-09 2555036 m, 85415 m/sec, 15664859 t fired, .

Time elapsed: 30 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/211 15/32 DES-PT-10b-CTLFireability-09 2935193 m, 76031 m/sec, 18263744 t fired, .

Time elapsed: 35 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/211 17/32 DES-PT-10b-CTLFireability-09 3338917 m, 80744 m/sec, 20892117 t fired, .

Time elapsed: 40 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/211 19/32 DES-PT-10b-CTLFireability-09 3704149 m, 73046 m/sec, 23473463 t fired, .

Time elapsed: 45 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/211 21/32 DES-PT-10b-CTLFireability-09 4115560 m, 82282 m/sec, 26081230 t fired, .

Time elapsed: 50 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/211 23/32 DES-PT-10b-CTLFireability-09 4524954 m, 81878 m/sec, 28667207 t fired, .

Time elapsed: 55 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 60/211 25/32 DES-PT-10b-CTLFireability-09 4918825 m, 78774 m/sec, 31293053 t fired, .

Time elapsed: 60 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 65/211 27/32 DES-PT-10b-CTLFireability-09 5323737 m, 80982 m/sec, 33919763 t fired, .

Time elapsed: 65 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 70/211 29/32 DES-PT-10b-CTLFireability-09 5709682 m, 77189 m/sec, 36488512 t fired, .

Time elapsed: 70 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 75/211 31/32 DES-PT-10b-CTLFireability-09 6112595 m, 80582 m/sec, 39085246 t fired, .

Time elapsed: 75 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 80/211 32/32 DES-PT-10b-CTLFireability-09 6446429 m, 66766 m/sec, 41672590 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for DES-PT-10b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-03: AXAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 3 0 0 13 0 0 4
DES-PT-10b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 73 (type EXCL) for 9 DES-PT-10b-CTLFireability-03
lola: time limit : 219 sec
lola: memory limit: 32 pages
lola: FINISHED task # 73 (type EXCL) for DES-PT-10b-CTLFireability-03
lola: result : true
lola: markings : 108
lola: fired transitions : 107
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 69 DES-PT-10b-CTLFireability-15
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for DES-PT-10b-CTLFireability-15
lola: result : false
lola: markings : 94444
lola: fired transitions : 310563
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 42 DES-PT-10b-CTLFireability-14
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for DES-PT-10b-CTLFireability-14
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 42 DES-PT-10b-CTLFireability-14
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for DES-PT-10b-CTLFireability-14
lola: result : true
lola: markings : 42
lola: fired transitions : 41
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 DES-PT-10b-CTLFireability-13
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DES-PT-10b-CTLFireability-13
lola: result : true
lola: markings : 16
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 DES-PT-10b-CTLFireability-08
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 4/319 2/32 DES-PT-10b-CTLFireability-08 374694 m, 74938 m/sec, 2380554 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 9/319 4/32 DES-PT-10b-CTLFireability-08 777907 m, 80642 m/sec, 5077025 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 14/319 6/32 DES-PT-10b-CTLFireability-08 1133238 m, 71066 m/sec, 7761537 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 19/319 8/32 DES-PT-10b-CTLFireability-08 1495717 m, 72495 m/sec, 10472097 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 24/319 10/32 DES-PT-10b-CTLFireability-08 1860775 m, 73011 m/sec, 13231000 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 29/319 12/32 DES-PT-10b-CTLFireability-08 2234880 m, 74821 m/sec, 15951886 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 34/319 13/32 DES-PT-10b-CTLFireability-08 2606152 m, 74254 m/sec, 18625021 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 39/319 15/32 DES-PT-10b-CTLFireability-08 2951905 m, 69150 m/sec, 21327875 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 44/319 17/32 DES-PT-10b-CTLFireability-08 3309205 m, 71460 m/sec, 24037438 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 49/319 19/32 DES-PT-10b-CTLFireability-08 3655588 m, 69276 m/sec, 26689518 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 54/319 20/32 DES-PT-10b-CTLFireability-08 3994806 m, 67843 m/sec, 29380384 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 59/319 22/32 DES-PT-10b-CTLFireability-08 4379094 m, 76857 m/sec, 32063986 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 64/319 24/32 DES-PT-10b-CTLFireability-08 4721216 m, 68424 m/sec, 34735281 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 69/319 26/32 DES-PT-10b-CTLFireability-08 5079317 m, 71620 m/sec, 37454579 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 74/319 27/32 DES-PT-10b-CTLFireability-08 5446294 m, 73395 m/sec, 40110439 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 79/319 29/32 DES-PT-10b-CTLFireability-08 5781131 m, 66967 m/sec, 42745232 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 84/319 31/32 DES-PT-10b-CTLFireability-08 6139939 m, 71761 m/sec, 45402604 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 89/319 32/32 DES-PT-10b-CTLFireability-08 6435437 m, 59099 m/sec, 48037125 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for DES-PT-10b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 DES-PT-10b-CTLFireability-07
lola: time limit : 342 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DES-PT-10b-CTLFireability-07
lola: result : true
lola: markings : 410237
lola: fired transitions : 1277276
lola: time used : 2.000000
lola: memory pages used : 3
lola: LAUNCH task # 16 (type EXCL) for 15 DES-PT-10b-CTLFireability-05
lola: time limit : 379 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 3/379 2/32 DES-PT-10b-CTLFireability-05 290188 m, 58037 m/sec, 1580081 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 8/379 4/32 DES-PT-10b-CTLFireability-05 745835 m, 91129 m/sec, 4440610 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 13/379 6/32 DES-PT-10b-CTLFireability-05 1206771 m, 92187 m/sec, 7324756 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 18/379 9/32 DES-PT-10b-CTLFireability-05 1637465 m, 86138 m/sec, 10236414 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 23/379 11/32 DES-PT-10b-CTLFireability-05 2001177 m, 72742 m/sec, 13138317 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 28/379 13/32 DES-PT-10b-CTLFireability-05 2366725 m, 73109 m/sec, 16045693 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 33/379 15/32 DES-PT-10b-CTLFireability-05 2699626 m, 66580 m/sec, 18974550 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 38/379 17/32 DES-PT-10b-CTLFireability-05 3037358 m, 67546 m/sec, 21871491 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 43/379 19/32 DES-PT-10b-CTLFireability-05 3358738 m, 64276 m/sec, 24789010 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 48/379 21/32 DES-PT-10b-CTLFireability-05 3709426 m, 70137 m/sec, 27630054 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 53/379 23/32 DES-PT-10b-CTLFireability-05 4029374 m, 63989 m/sec, 30513657 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 58/379 24/32 DES-PT-10b-CTLFireability-05 4360254 m, 66176 m/sec, 33329217 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 63/379 27/32 DES-PT-10b-CTLFireability-05 4781773 m, 84303 m/sec, 36339460 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 68/379 29/32 DES-PT-10b-CTLFireability-05 5150404 m, 73726 m/sec, 39359916 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 73/379 31/32 DES-PT-10b-CTLFireability-05 5513888 m, 72696 m/sec, 42295235 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for DES-PT-10b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 DES-PT-10b-CTLFireability-04
lola: time limit : 417 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DES-PT-10b-CTLFireability-04
lola: result : true
lola: markings : 84
lola: fired transitions : 166
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DES-PT-10b-CTLFireability-02
lola: time limit : 477 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/477 5/32 DES-PT-10b-CTLFireability-02 848374 m, 169674 m/sec, 2951544 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/477 8/32 DES-PT-10b-CTLFireability-02 1361654 m, 102656 m/sec, 5947648 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/477 10/32 DES-PT-10b-CTLFireability-02 1836504 m, 94970 m/sec, 8918050 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/477 12/32 DES-PT-10b-CTLFireability-02 2285184 m, 89736 m/sec, 11876016 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/477 15/32 DES-PT-10b-CTLFireability-02 2762100 m, 95383 m/sec, 14837066 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/477 17/32 DES-PT-10b-CTLFireability-02 3187268 m, 85033 m/sec, 17777390 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/477 19/32 DES-PT-10b-CTLFireability-02 3628250 m, 88196 m/sec, 20645488 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/477 21/32 DES-PT-10b-CTLFireability-02 4050139 m, 84377 m/sec, 23454144 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/477 23/32 DES-PT-10b-CTLFireability-02 4441785 m, 78329 m/sec, 26230216 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/477 25/32 DES-PT-10b-CTLFireability-02 4820684 m, 75779 m/sec, 29004249 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/477 27/32 DES-PT-10b-CTLFireability-02 5173261 m, 70515 m/sec, 31742927 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/477 29/32 DES-PT-10b-CTLFireability-02 5567032 m, 78754 m/sec, 34537268 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/477 31/32 DES-PT-10b-CTLFireability-02 5936383 m, 73870 m/sec, 37297071 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DES-PT-10b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-01: F 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-06: AGAF 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-14: CONJ 0 1 0 0 15 0 0 4

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 72 (type EXCL) for 3 DES-PT-10b-CTLFireability-01
lola: time limit : 545 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for DES-PT-10b-CTLFireability-01
lola: result : false
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 42 DES-PT-10b-CTLFireability-14
lola: time limit : 654 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DES-PT-10b-CTLFireability-14
lola: result : true
lola: markings : 38
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 78 (type EXCL) for 18 DES-PT-10b-CTLFireability-06
lola: time limit : 817 sec
lola: memory limit: 32 pages
lola: FINISHED task # 78 (type EXCL) for DES-PT-10b-CTLFireability-06
lola: result : true
lola: markings : 39
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DES-PT-10b-CTLFireability-12
lola: time limit : 1090 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-01: F true state space / EG
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-06: AGAF false state space /EFEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-14: CONJ true CONJ
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/1090 5/32 DES-PT-10b-CTLFireability-12 1026937 m, 205387 m/sec, 4316255 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-01: F true state space / EG
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-06: AGAF false state space /EFEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-14: CONJ true CONJ
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/1090 10/32 DES-PT-10b-CTLFireability-12 2045868 m, 203786 m/sec, 8465612 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-01: F true state space / EG
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-06: AGAF false state space /EFEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-14: CONJ true CONJ
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/1090 15/32 DES-PT-10b-CTLFireability-12 2961566 m, 183139 m/sec, 12520305 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-01: F true state space / EG
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-06: AGAF false state space /EFEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-14: CONJ true CONJ
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/1090 19/32 DES-PT-10b-CTLFireability-12 3886234 m, 184933 m/sec, 16576184 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-01: F true state space / EG
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-06: AGAF false state space /EFEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-14: CONJ true CONJ
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/1090 24/32 DES-PT-10b-CTLFireability-12 4838622 m, 190477 m/sec, 20632313 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-01: F true state space / EG
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-06: AGAF false state space /EFEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-14: CONJ true CONJ
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/1090 28/32 DES-PT-10b-CTLFireability-12 5636363 m, 159548 m/sec, 24734505 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-01: F true state space / EG
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-06: AGAF false state space /EFEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-14: CONJ true CONJ
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/1090 31/32 DES-PT-10b-CTLFireability-12 6458189 m, 164365 m/sec, 28980884 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for DES-PT-10b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-01: F true state space / EG
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-06: AGAF false state space /EFEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-14: CONJ true CONJ
DES-PT-10b-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DES-PT-10b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-10b-CTLFireability-00
lola: time limit : 1615 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DES-PT-10b-CTLFireability-00
lola: result : false
lola: markings : 25
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 DES-PT-10b-CTLFireability-10
lola: time limit : 3230 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for DES-PT-10b-CTLFireability-10
lola: result : true
lola: markings : 113
lola: fired transitions : 271
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10b-CTLFireability-00: CTL false CTL model checker
DES-PT-10b-CTLFireability-01: F true state space / EG
DES-PT-10b-CTLFireability-02: CTL unknown AGGR
DES-PT-10b-CTLFireability-03: AXAF false state space /EXEG
DES-PT-10b-CTLFireability-04: CTL true CTL model checker
DES-PT-10b-CTLFireability-05: CTL unknown AGGR
DES-PT-10b-CTLFireability-06: AGAF false state space /EFEG
DES-PT-10b-CTLFireability-07: CTL true CTL model checker
DES-PT-10b-CTLFireability-08: CTL unknown AGGR
DES-PT-10b-CTLFireability-09: CTL unknown AGGR
DES-PT-10b-CTLFireability-10: CTL true CTL model checker
DES-PT-10b-CTLFireability-11: CTL false CTL model checker
DES-PT-10b-CTLFireability-12: CTL unknown AGGR
DES-PT-10b-CTLFireability-13: CTL true CTL model checker
DES-PT-10b-CTLFireability-14: CONJ true CONJ
DES-PT-10b-CTLFireability-15: CTL false CTL model checker


Time elapsed: 370 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-10b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-10b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478300418"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-10b.tgz
mv DES-PT-10b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;