About the Execution of LoLa+red for DES-PT-10a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3375.579 | 302238.00 | 297341.00 | 1124.80 | TF?T??FF?FTF?TTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478300410.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-10a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478300410
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 528K
-rw-r--r-- 1 mcc users 7.8K Feb 26 15:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K Feb 26 15:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 26 15:46 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 26 15:46 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 15:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 15:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.8K Feb 26 15:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Feb 26 15:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 43K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-10a-CTLFireability-00
FORMULA_NAME DES-PT-10a-CTLFireability-01
FORMULA_NAME DES-PT-10a-CTLFireability-02
FORMULA_NAME DES-PT-10a-CTLFireability-03
FORMULA_NAME DES-PT-10a-CTLFireability-04
FORMULA_NAME DES-PT-10a-CTLFireability-05
FORMULA_NAME DES-PT-10a-CTLFireability-06
FORMULA_NAME DES-PT-10a-CTLFireability-07
FORMULA_NAME DES-PT-10a-CTLFireability-08
FORMULA_NAME DES-PT-10a-CTLFireability-09
FORMULA_NAME DES-PT-10a-CTLFireability-10
FORMULA_NAME DES-PT-10a-CTLFireability-11
FORMULA_NAME DES-PT-10a-CTLFireability-12
FORMULA_NAME DES-PT-10a-CTLFireability-13
FORMULA_NAME DES-PT-10a-CTLFireability-14
FORMULA_NAME DES-PT-10a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678250843055
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-10a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 04:47:24] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 04:47:24] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 04:47:24] [INFO ] Load time of PNML (sax parser for PT used): 41 ms
[2023-03-08 04:47:24] [INFO ] Transformed 155 places.
[2023-03-08 04:47:24] [INFO ] Transformed 112 transitions.
[2023-03-08 04:47:24] [INFO ] Found NUPN structural information;
[2023-03-08 04:47:24] [INFO ] Parsed PT model containing 155 places and 112 transitions and 552 arcs in 100 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Ensure Unique test removed 14 transitions
Reduce redundant transitions removed 14 transitions.
Support contains 121 out of 155 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Applied a total of 0 rules in 11 ms. Remains 155 /155 variables (removed 0) and now considering 98/98 (removed 0) transitions.
// Phase 1: matrix 98 rows 155 cols
[2023-03-08 04:47:24] [INFO ] Computed 59 place invariants in 21 ms
[2023-03-08 04:47:24] [INFO ] Implicit Places using invariants in 336 ms returned []
[2023-03-08 04:47:24] [INFO ] Invariant cache hit.
[2023-03-08 04:47:25] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 04:47:25] [INFO ] Implicit Places using invariants and state equation in 150 ms returned []
Implicit Place search using SMT with State Equation took 508 ms to find 0 implicit places.
[2023-03-08 04:47:25] [INFO ] Invariant cache hit.
[2023-03-08 04:47:25] [INFO ] Dead Transitions using invariants and state equation in 89 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 611 ms. Remains : 155/155 places, 98/98 transitions.
Support contains 121 out of 155 places after structural reductions.
[2023-03-08 04:47:25] [INFO ] Flatten gal took : 33 ms
[2023-03-08 04:47:25] [INFO ] Flatten gal took : 15 ms
[2023-03-08 04:47:25] [INFO ] Input system was already deterministic with 98 transitions.
Incomplete random walk after 10000 steps, including 220 resets, run finished after 479 ms. (steps per millisecond=20 ) properties (out of 81) seen :58
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 23) seen :0
Running SMT prover for 23 properties.
[2023-03-08 04:47:26] [INFO ] Invariant cache hit.
[2023-03-08 04:47:26] [INFO ] [Real]Absence check using 34 positive place invariants in 5 ms returned sat
[2023-03-08 04:47:26] [INFO ] [Real]Absence check using 34 positive and 25 generalized place invariants in 7 ms returned sat
[2023-03-08 04:47:26] [INFO ] After 158ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:23
[2023-03-08 04:47:26] [INFO ] [Nat]Absence check using 34 positive place invariants in 9 ms returned sat
[2023-03-08 04:47:26] [INFO ] [Nat]Absence check using 34 positive and 25 generalized place invariants in 8 ms returned sat
[2023-03-08 04:47:27] [INFO ] After 440ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :20
[2023-03-08 04:47:27] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-08 04:47:27] [INFO ] After 525ms SMT Verify possible using 1 Read/Feed constraints in natural domain returned unsat :3 sat :20
[2023-03-08 04:47:27] [INFO ] Deduced a trap composed of 9 places in 40 ms of which 4 ms to minimize.
[2023-03-08 04:47:27] [INFO ] Deduced a trap composed of 11 places in 32 ms of which 0 ms to minimize.
[2023-03-08 04:47:27] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 98 ms
[2023-03-08 04:47:28] [INFO ] After 1010ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :20
Attempting to minimize the solution found.
Minimization took 378 ms.
[2023-03-08 04:47:28] [INFO ] After 2286ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :20
Fused 23 Parikh solutions to 20 different solutions.
Parikh walk visited 15 properties in 308 ms.
Support contains 21 out of 155 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 155/155 places, 98/98 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 155 transition count 96
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 3 place count 154 transition count 95
Iterating global reduction 1 with 1 rules applied. Total rules applied 4 place count 154 transition count 95
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 1 with 3 rules applied. Total rules applied 7 place count 154 transition count 95
Applied a total of 7 rules in 37 ms. Remains 154 /155 variables (removed 1) and now considering 95/98 (removed 3) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 37 ms. Remains : 154/155 places, 95/98 transitions.
Incomplete random walk after 10000 steps, including 141 resets, run finished after 155 ms. (steps per millisecond=64 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 66 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 73 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 27 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 23 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 25 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 5) seen :0
Interrupted probabilistic random walk after 938624 steps, run timeout after 3001 ms. (steps per millisecond=312 ) properties seen :{}
Probabilistic random walk after 938624 steps, saw 133421 distinct states, run finished after 3002 ms. (steps per millisecond=312 ) properties seen :0
Running SMT prover for 5 properties.
// Phase 1: matrix 95 rows 154 cols
[2023-03-08 04:47:32] [INFO ] Computed 61 place invariants in 6 ms
[2023-03-08 04:47:32] [INFO ] [Real]Absence check using 37 positive place invariants in 5 ms returned sat
[2023-03-08 04:47:32] [INFO ] [Real]Absence check using 37 positive and 24 generalized place invariants in 6 ms returned sat
[2023-03-08 04:47:32] [INFO ] After 74ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:5
[2023-03-08 04:47:32] [INFO ] [Nat]Absence check using 37 positive place invariants in 4 ms returned sat
[2023-03-08 04:47:32] [INFO ] [Nat]Absence check using 37 positive and 24 generalized place invariants in 109 ms returned sat
[2023-03-08 04:47:32] [INFO ] After 124ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2023-03-08 04:47:32] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-08 04:47:32] [INFO ] After 68ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-08 04:47:32] [INFO ] Deduced a trap composed of 7 places in 32 ms of which 2 ms to minimize.
[2023-03-08 04:47:32] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 52 ms
[2023-03-08 04:47:33] [INFO ] After 230ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 88 ms.
[2023-03-08 04:47:33] [INFO ] After 645ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Parikh walk visited 1 properties in 76 ms.
Support contains 18 out of 154 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 154/154 places, 95/95 transitions.
Applied a total of 0 rules in 9 ms. Remains 154 /154 variables (removed 0) and now considering 95/95 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9 ms. Remains : 154/154 places, 95/95 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 154/154 places, 95/95 transitions.
Applied a total of 0 rules in 8 ms. Remains 154 /154 variables (removed 0) and now considering 95/95 (removed 0) transitions.
[2023-03-08 04:47:33] [INFO ] Invariant cache hit.
[2023-03-08 04:47:33] [INFO ] Implicit Places using invariants in 96 ms returned [52]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 98 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 153/154 places, 95/95 transitions.
Applied a total of 0 rules in 5 ms. Remains 153 /153 variables (removed 0) and now considering 95/95 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 111 ms. Remains : 153/154 places, 95/95 transitions.
Incomplete random walk after 10000 steps, including 139 resets, run finished after 171 ms. (steps per millisecond=58 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 66 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 72 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 23 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 29 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 998477 steps, run timeout after 3001 ms. (steps per millisecond=332 ) properties seen :{}
Probabilistic random walk after 998477 steps, saw 141256 distinct states, run finished after 3004 ms. (steps per millisecond=332 ) properties seen :0
Running SMT prover for 4 properties.
// Phase 1: matrix 95 rows 153 cols
[2023-03-08 04:47:36] [INFO ] Computed 60 place invariants in 4 ms
[2023-03-08 04:47:36] [INFO ] [Real]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 04:47:36] [INFO ] [Real]Absence check using 36 positive and 24 generalized place invariants in 8 ms returned sat
[2023-03-08 04:47:36] [INFO ] After 73ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-08 04:47:36] [INFO ] [Nat]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 04:47:36] [INFO ] [Nat]Absence check using 36 positive and 24 generalized place invariants in 51 ms returned sat
[2023-03-08 04:47:36] [INFO ] After 137ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-08 04:47:36] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 04:47:37] [INFO ] After 65ms SMT Verify possible using 2 Read/Feed constraints in natural domain returned unsat :0 sat :4
[2023-03-08 04:47:37] [INFO ] Deduced a trap composed of 7 places in 30 ms of which 1 ms to minimize.
[2023-03-08 04:47:37] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 47 ms
[2023-03-08 04:47:37] [INFO ] After 200ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 70 ms.
[2023-03-08 04:47:37] [INFO ] After 509ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Parikh walk visited 0 properties in 64 ms.
Support contains 18 out of 153 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 153/153 places, 95/95 transitions.
Applied a total of 0 rules in 5 ms. Remains 153 /153 variables (removed 0) and now considering 95/95 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5 ms. Remains : 153/153 places, 95/95 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 153/153 places, 95/95 transitions.
Applied a total of 0 rules in 5 ms. Remains 153 /153 variables (removed 0) and now considering 95/95 (removed 0) transitions.
[2023-03-08 04:47:37] [INFO ] Invariant cache hit.
[2023-03-08 04:47:37] [INFO ] Implicit Places using invariants in 80 ms returned []
[2023-03-08 04:47:37] [INFO ] Invariant cache hit.
[2023-03-08 04:47:37] [INFO ] State equation strengthened by 2 read => feed constraints.
[2023-03-08 04:47:37] [INFO ] Implicit Places using invariants and state equation in 124 ms returned []
Implicit Place search using SMT with State Equation took 205 ms to find 0 implicit places.
[2023-03-08 04:47:37] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-08 04:47:37] [INFO ] Invariant cache hit.
[2023-03-08 04:47:37] [INFO ] Dead Transitions using invariants and state equation in 64 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 279 ms. Remains : 153/153 places, 95/95 transitions.
Applied a total of 0 rules in 5 ms. Remains 153 /153 variables (removed 0) and now considering 95/95 (removed 0) transitions.
Running SMT prover for 4 properties.
[2023-03-08 04:47:37] [INFO ] Invariant cache hit.
[2023-03-08 04:47:37] [INFO ] [Real]Absence check using 36 positive place invariants in 5 ms returned sat
[2023-03-08 04:47:37] [INFO ] [Real]Absence check using 36 positive and 24 generalized place invariants in 10 ms returned sat
[2023-03-08 04:47:37] [INFO ] After 69ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-08 04:47:37] [INFO ] [Nat]Absence check using 36 positive place invariants in 5 ms returned sat
[2023-03-08 04:47:37] [INFO ] [Nat]Absence check using 36 positive and 24 generalized place invariants in 151 ms returned sat
[2023-03-08 04:47:38] [INFO ] After 126ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-08 04:47:38] [INFO ] Deduced a trap composed of 7 places in 39 ms of which 0 ms to minimize.
[2023-03-08 04:47:38] [INFO ] Deduced a trap composed of 12 places in 30 ms of which 1 ms to minimize.
[2023-03-08 04:47:38] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 97 ms
[2023-03-08 04:47:38] [INFO ] After 312ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :4
Attempting to minimize the solution found.
Minimization took 73 ms.
[2023-03-08 04:47:38] [INFO ] After 622ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :4
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
FORMULA DES-PT-10a-CTLFireability-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DES-PT-10a-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 10 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 98 transitions.
Computed a total of 58 stabilizing places and 52 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 4 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 4 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 9 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 4 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Applied a total of 0 rules in 2 ms. Remains 155 /155 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 155/155 places, 98/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 8 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 6 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 9 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 4 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Applied a total of 0 rules in 2 ms. Remains 155 /155 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 155/155 places, 98/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Applied a total of 0 rules in 2 ms. Remains 155 /155 variables (removed 0) and now considering 98/98 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 155/155 places, 98/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 7 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 98 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 4 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 4 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 3 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 3 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
Starting structural reductions in LTL mode, iteration 0 : 155/155 places, 98/98 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 154 transition count 97
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 154 transition count 97
Applied a total of 2 rules in 3 ms. Remains 154 /155 variables (removed 1) and now considering 97/98 (removed 1) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 154/155 places, 97/98 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 5 ms
[2023-03-08 04:47:38] [INFO ] Input system was already deterministic with 97 transitions.
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:47:38] [INFO ] Flatten gal took : 6 ms
[2023-03-08 04:47:38] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 04:47:38] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 155 places, 98 transitions and 488 arcs took 1 ms.
Total runtime 14391 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-10a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/371
CTLFireability
FORMULA DES-PT-10a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-10a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-10a-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-10a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-10a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-10a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-10a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-10a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-10a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678251145293
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/371/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/371/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/371/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 3 (type EXCL) for 0 DES-PT-10a-CTLFireability-00
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 3 (type EXCL) for DES-PT-10a-CTLFireability-00
lola: result : true
lola: markings : 790
lola: fired transitions : 5419
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 14 (type EXCL) for 13 DES-PT-10a-CTLFireability-04
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 4/257 7/32 DES-PT-10a-CTLFireability-04 1311055 m, 262211 m/sec, 4878158 t fired, .
Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 9/257 13/32 DES-PT-10a-CTLFireability-04 2516278 m, 241044 m/sec, 9696870 t fired, .
Time elapsed: 10 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 14/257 18/32 DES-PT-10a-CTLFireability-04 3690789 m, 234902 m/sec, 14430617 t fired, .
Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 19/257 23/32 DES-PT-10a-CTLFireability-04 4770165 m, 215875 m/sec, 18975321 t fired, .
Time elapsed: 20 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 24/257 28/32 DES-PT-10a-CTLFireability-04 5863373 m, 218641 m/sec, 23693616 t fired, .
Time elapsed: 25 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 30/257 32/32 DES-PT-10a-CTLFireability-04 6846705 m, 196666 m/sec, 28401892 t fired, .
Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 14 (type EXCL) for DES-PT-10a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 48 (type EXCL) for 43 DES-PT-10a-CTLFireability-15
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for DES-PT-10a-CTLFireability-15
lola: result : false
lola: markings : 46
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 43 DES-PT-10a-CTLFireability-15
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for DES-PT-10a-CTLFireability-15
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DES-PT-10a-CTLFireability-14
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for DES-PT-10a-CTLFireability-14
lola: result : true
lola: markings : 54
lola: fired transitions : 65
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 DES-PT-10a-CTLFireability-12
lola: time limit : 356 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/356 4/32 DES-PT-10a-CTLFireability-12 680579 m, 136115 m/sec, 2902213 t fired, .
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/356 7/32 DES-PT-10a-CTLFireability-12 1323926 m, 128669 m/sec, 5823286 t fired, .
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/356 10/32 DES-PT-10a-CTLFireability-12 1956401 m, 126495 m/sec, 10941250 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/356 13/32 DES-PT-10a-CTLFireability-12 2561628 m, 121045 m/sec, 14331223 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/356 16/32 DES-PT-10a-CTLFireability-12 3260056 m, 139685 m/sec, 17793321 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/356 19/32 DES-PT-10a-CTLFireability-12 3904564 m, 128901 m/sec, 21414528 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/356 22/32 DES-PT-10a-CTLFireability-12 4454924 m, 110072 m/sec, 24202787 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/356 24/32 DES-PT-10a-CTLFireability-12 4999466 m, 108908 m/sec, 26894633 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/356 27/32 DES-PT-10a-CTLFireability-12 5552048 m, 110516 m/sec, 30924205 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/356 30/32 DES-PT-10a-CTLFireability-12 6081183 m, 105827 m/sec, 34886098 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 55/356 32/32 DES-PT-10a-CTLFireability-12 6608853 m, 105534 m/sec, 38323861 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 38 (type EXCL) for DES-PT-10a-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 35 (type EXCL) for 34 DES-PT-10a-CTLFireability-11
lola: time limit : 389 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DES-PT-10a-CTLFireability-11
lola: result : false
lola: markings : 57
lola: fired transitions : 136
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DES-PT-10a-CTLFireability-10
lola: time limit : 438 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DES-PT-10a-CTLFireability-10
lola: result : true
lola: markings : 45
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 DES-PT-10a-CTLFireability-09
lola: time limit : 500 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for DES-PT-10a-CTLFireability-09
lola: result : false
lola: markings : 46
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 DES-PT-10a-CTLFireability-08
lola: time limit : 584 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/584 4/32 DES-PT-10a-CTLFireability-08 646260 m, 129252 m/sec, 5574800 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/584 7/32 DES-PT-10a-CTLFireability-08 1334842 m, 137716 m/sec, 11194364 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/584 10/32 DES-PT-10a-CTLFireability-08 1941883 m, 121408 m/sec, 16955409 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/584 13/32 DES-PT-10a-CTLFireability-08 2542409 m, 120105 m/sec, 22565872 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/584 15/32 DES-PT-10a-CTLFireability-08 3145381 m, 120594 m/sec, 28080560 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/584 18/32 DES-PT-10a-CTLFireability-08 3735772 m, 118078 m/sec, 33561375 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/584 22/32 DES-PT-10a-CTLFireability-08 4542693 m, 161384 m/sec, 39197167 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/584 26/32 DES-PT-10a-CTLFireability-08 5263113 m, 144084 m/sec, 44632074 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/584 28/32 DES-PT-10a-CTLFireability-08 5858828 m, 119143 m/sec, 49801720 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/584 32/32 DES-PT-10a-CTLFireability-08 6563363 m, 140907 m/sec, 55357185 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 26 (type EXCL) for DES-PT-10a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 23 (type EXCL) for 22 DES-PT-10a-CTLFireability-07
lola: time limit : 689 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DES-PT-10a-CTLFireability-07
lola: result : false
lola: markings : 48
lola: fired transitions : 95
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 DES-PT-10a-CTLFireability-05
lola: time limit : 862 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/862 4/32 DES-PT-10a-CTLFireability-05 742498 m, 148499 m/sec, 6006878 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/862 7/32 DES-PT-10a-CTLFireability-05 1408579 m, 133216 m/sec, 11957353 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/862 11/32 DES-PT-10a-CTLFireability-05 2137135 m, 145711 m/sec, 17810406 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/862 14/32 DES-PT-10a-CTLFireability-05 2807003 m, 133973 m/sec, 23545279 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/862 17/32 DES-PT-10a-CTLFireability-05 3412431 m, 121085 m/sec, 29350682 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/862 19/32 DES-PT-10a-CTLFireability-05 3972745 m, 112062 m/sec, 35059386 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/862 22/32 DES-PT-10a-CTLFireability-05 4598652 m, 125181 m/sec, 40852928 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/862 26/32 DES-PT-10a-CTLFireability-05 5304359 m, 141141 m/sec, 46694272 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/862 29/32 DES-PT-10a-CTLFireability-05 5998453 m, 138818 m/sec, 52207001 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/862 32/32 DES-PT-10a-CTLFireability-05 6656161 m, 131541 m/sec, 57925110 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 17 (type EXCL) for DES-PT-10a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 11 (type EXCL) for 10 DES-PT-10a-CTLFireability-03
lola: time limit : 1131 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/1131 3/32 DES-PT-10a-CTLFireability-03 543131 m, 108626 m/sec, 5747316 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/1131 5/32 DES-PT-10a-CTLFireability-03 1038473 m, 99068 m/sec, 11344100 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/1131 7/32 DES-PT-10a-CTLFireability-03 1440825 m, 80470 m/sec, 17032718 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/1131 10/32 DES-PT-10a-CTLFireability-03 2062073 m, 124249 m/sec, 22736146 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 11 (type EXCL) for DES-PT-10a-CTLFireability-03
lola: result : true
lola: markings : 2455612
lola: fired transitions : 24223137
lola: time used : 21.000000
lola: memory pages used : 12
lola: LAUNCH task # 8 (type EXCL) for 7 DES-PT-10a-CTLFireability-02
lola: time limit : 1686 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 4/1686 3/32 DES-PT-10a-CTLFireability-02 531887 m, 106377 m/sec, 4194273 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 9/1686 6/32 DES-PT-10a-CTLFireability-02 1188814 m, 131385 m/sec, 10011219 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 14/1686 10/32 DES-PT-10a-CTLFireability-02 1918502 m, 145937 m/sec, 15524383 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 19/1686 13/32 DES-PT-10a-CTLFireability-02 2547737 m, 125847 m/sec, 20996910 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 24/1686 15/32 DES-PT-10a-CTLFireability-02 3125463 m, 115545 m/sec, 26479955 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 29/1686 18/32 DES-PT-10a-CTLFireability-02 3672882 m, 109483 m/sec, 31874381 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 34/1686 21/32 DES-PT-10a-CTLFireability-02 4231047 m, 111633 m/sec, 37058603 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 39/1686 23/32 DES-PT-10a-CTLFireability-02 4804690 m, 114728 m/sec, 42022733 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 44/1686 27/32 DES-PT-10a-CTLFireability-02 5466687 m, 132399 m/sec, 47243912 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 49/1686 30/32 DES-PT-10a-CTLFireability-02 6145549 m, 135772 m/sec, 52499476 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 54/1686 32/32 DES-PT-10a-CTLFireability-02 6691059 m, 109102 m/sec, 58026162 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 8 (type EXCL) for DES-PT-10a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-10a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-10a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DES-PT-10a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 20 (type EXCL) for 19 DES-PT-10a-CTLFireability-06
lola: time limit : 3314 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DES-PT-10a-CTLFireability-06
lola: result : false
lola: markings : 46
lola: fired transitions : 138
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-10a-CTLFireability-00: DISJ true CTL model checker
DES-PT-10a-CTLFireability-02: CTL unknown AGGR
DES-PT-10a-CTLFireability-03: CTL true CTL model checker
DES-PT-10a-CTLFireability-04: CTL unknown AGGR
DES-PT-10a-CTLFireability-05: CTL unknown AGGR
DES-PT-10a-CTLFireability-06: CTL false CTL model checker
DES-PT-10a-CTLFireability-07: CTL false CTL model checker
DES-PT-10a-CTLFireability-08: CTL unknown AGGR
DES-PT-10a-CTLFireability-09: CTL false CTL model checker
DES-PT-10a-CTLFireability-10: CTL true CTL model checker
DES-PT-10a-CTLFireability-11: CTL false CTL model checker
DES-PT-10a-CTLFireability-12: CTL unknown AGGR
DES-PT-10a-CTLFireability-14: CTL true CTL model checker
DES-PT-10a-CTLFireability-15: DISJ false DISJ
Time elapsed: 286 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-10a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-10a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478300410"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-10a.tgz
mv DES-PT-10a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;