Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478200370.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-01b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478200370
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 456K
-rw-r--r-- 1 mcc users 5.9K Feb 26 15:43 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 26 15:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 15:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 15:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 15:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 107K Feb 26 15:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 26 15:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 15:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 68K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-01b-CTLFireability-00
FORMULA_NAME DES-PT-01b-CTLFireability-01
FORMULA_NAME DES-PT-01b-CTLFireability-02
FORMULA_NAME DES-PT-01b-CTLFireability-03
FORMULA_NAME DES-PT-01b-CTLFireability-04
FORMULA_NAME DES-PT-01b-CTLFireability-05
FORMULA_NAME DES-PT-01b-CTLFireability-06
FORMULA_NAME DES-PT-01b-CTLFireability-07
FORMULA_NAME DES-PT-01b-CTLFireability-08
FORMULA_NAME DES-PT-01b-CTLFireability-09
FORMULA_NAME DES-PT-01b-CTLFireability-10
FORMULA_NAME DES-PT-01b-CTLFireability-11
FORMULA_NAME DES-PT-01b-CTLFireability-12
FORMULA_NAME DES-PT-01b-CTLFireability-13
FORMULA_NAME DES-PT-01b-CTLFireability-14
FORMULA_NAME DES-PT-01b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678247527051

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-01b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 03:52:08] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 03:52:08] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 03:52:08] [INFO ] Load time of PNML (sax parser for PT used): 52 ms
[2023-03-08 03:52:08] [INFO ] Transformed 284 places.
[2023-03-08 03:52:08] [INFO ] Transformed 235 transitions.
[2023-03-08 03:52:08] [INFO ] Found NUPN structural information;
[2023-03-08 03:52:08] [INFO ] Parsed PT model containing 284 places and 235 transitions and 683 arcs in 115 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Support contains 124 out of 284 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 284/284 places, 235/235 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 281 transition count 235
Discarding 12 places :
Symmetric choice reduction at 1 with 12 rule applications. Total rules 15 place count 269 transition count 223
Iterating global reduction 1 with 12 rules applied. Total rules applied 27 place count 269 transition count 223
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 30 place count 266 transition count 220
Iterating global reduction 1 with 3 rules applied. Total rules applied 33 place count 266 transition count 220
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 35 place count 266 transition count 218
Applied a total of 35 rules in 49 ms. Remains 266 /284 variables (removed 18) and now considering 218/235 (removed 17) transitions.
// Phase 1: matrix 218 rows 266 cols
[2023-03-08 03:52:08] [INFO ] Computed 62 place invariants in 24 ms
[2023-03-08 03:52:09] [INFO ] Implicit Places using invariants in 476 ms returned [4]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 501 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 265/284 places, 218/235 transitions.
Applied a total of 0 rules in 4 ms. Remains 265 /265 variables (removed 0) and now considering 218/218 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 554 ms. Remains : 265/284 places, 218/235 transitions.
Support contains 124 out of 265 places after structural reductions.
[2023-03-08 03:52:09] [INFO ] Flatten gal took : 42 ms
[2023-03-08 03:52:09] [INFO ] Flatten gal took : 16 ms
[2023-03-08 03:52:09] [INFO ] Input system was already deterministic with 218 transitions.
Incomplete random walk after 10000 steps, including 95 resets, run finished after 454 ms. (steps per millisecond=22 ) properties (out of 78) seen :69
Incomplete Best-First random walk after 10001 steps, including 13 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 14 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 15 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 14 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 16 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 12 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 16 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 13 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
// Phase 1: matrix 218 rows 265 cols
[2023-03-08 03:52:10] [INFO ] Computed 61 place invariants in 7 ms
[2023-03-08 03:52:10] [INFO ] [Real]Absence check using 32 positive place invariants in 7 ms returned sat
[2023-03-08 03:52:10] [INFO ] [Real]Absence check using 32 positive and 29 generalized place invariants in 9 ms returned sat
[2023-03-08 03:52:10] [INFO ] After 107ms SMT Verify possible using state equation in real domain returned unsat :2 sat :2 real:1
[2023-03-08 03:52:10] [INFO ] Deduced a trap composed of 18 places in 64 ms of which 4 ms to minimize.
[2023-03-08 03:52:10] [INFO ] Deduced a trap composed of 19 places in 59 ms of which 0 ms to minimize.
[2023-03-08 03:52:10] [INFO ] Deduced a trap composed of 14 places in 41 ms of which 1 ms to minimize.
[2023-03-08 03:52:10] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 221 ms
[2023-03-08 03:52:10] [INFO ] After 362ms SMT Verify possible using trap constraints in real domain returned unsat :2 sat :0 real:3
[2023-03-08 03:52:10] [INFO ] After 495ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:3
[2023-03-08 03:52:10] [INFO ] [Nat]Absence check using 32 positive place invariants in 7 ms returned sat
[2023-03-08 03:52:10] [INFO ] [Nat]Absence check using 32 positive and 29 generalized place invariants in 11 ms returned sat
[2023-03-08 03:52:10] [INFO ] After 101ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :2
[2023-03-08 03:52:10] [INFO ] Deduced a trap composed of 11 places in 53 ms of which 0 ms to minimize.
[2023-03-08 03:52:11] [INFO ] Deduced a trap composed of 20 places in 46 ms of which 1 ms to minimize.
[2023-03-08 03:52:11] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 129 ms
[2023-03-08 03:52:11] [INFO ] Deduced a trap composed of 25 places in 32 ms of which 0 ms to minimize.
[2023-03-08 03:52:11] [INFO ] Deduced a trap composed of 26 places in 31 ms of which 1 ms to minimize.
[2023-03-08 03:52:11] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 99 ms
[2023-03-08 03:52:11] [INFO ] After 347ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :2
Attempting to minimize the solution found.
Minimization took 21 ms.
[2023-03-08 03:52:11] [INFO ] After 453ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :2
Fused 5 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 7 ms.
Support contains 12 out of 265 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 265/265 places, 218/218 transitions.
Graph (complete) has 479 edges and 265 vertex of which 258 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.2 ms
Discarding 7 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 0 with 23 rules applied. Total rules applied 24 place count 258 transition count 191
Reduce places removed 21 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 22 rules applied. Total rules applied 46 place count 237 transition count 190
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 47 place count 236 transition count 190
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 11 Pre rules applied. Total rules applied 47 place count 236 transition count 179
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 22 rules applied. Total rules applied 69 place count 225 transition count 179
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 83 place count 211 transition count 165
Iterating global reduction 3 with 14 rules applied. Total rules applied 97 place count 211 transition count 165
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 101 place count 211 transition count 161
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 101 place count 211 transition count 160
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 103 place count 210 transition count 160
Discarding 8 places :
Symmetric choice reduction at 4 with 8 rule applications. Total rules 111 place count 202 transition count 152
Iterating global reduction 4 with 8 rules applied. Total rules applied 119 place count 202 transition count 152
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 4 with 9 rules applied. Total rules applied 128 place count 202 transition count 143
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 131 place count 200 transition count 142
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 2 Pre rules applied. Total rules applied 131 place count 200 transition count 140
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 135 place count 198 transition count 140
Performed 67 Post agglomeration using F-continuation condition.Transition count delta: 67
Deduced a syphon composed of 67 places in 1 ms
Reduce places removed 67 places and 0 transitions.
Iterating global reduction 6 with 134 rules applied. Total rules applied 269 place count 131 transition count 73
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 273 place count 129 transition count 75
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 6 with 1 rules applied. Total rules applied 274 place count 129 transition count 74
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 275 place count 128 transition count 74
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 276 place count 128 transition count 74
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 277 place count 127 transition count 73
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 278 place count 126 transition count 73
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 8 with 1 rules applied. Total rules applied 279 place count 126 transition count 73
Applied a total of 279 rules in 65 ms. Remains 126 /265 variables (removed 139) and now considering 73/218 (removed 145) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 65 ms. Remains : 126/265 places, 73/218 transitions.
Incomplete random walk after 10000 steps, including 569 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 120 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 73 rows 126 cols
[2023-03-08 03:52:11] [INFO ] Computed 59 place invariants in 12 ms
[2023-03-08 03:52:11] [INFO ] [Real]Absence check using 37 positive place invariants in 4 ms returned sat
[2023-03-08 03:52:11] [INFO ] [Real]Absence check using 37 positive and 22 generalized place invariants in 5 ms returned sat
[2023-03-08 03:52:11] [INFO ] After 28ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-08 03:52:11] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-08 03:52:11] [INFO ] After 6ms SMT Verify possible using 8 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:52:11] [INFO ] After 80ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:52:11] [INFO ] [Nat]Absence check using 37 positive place invariants in 4 ms returned sat
[2023-03-08 03:52:11] [INFO ] [Nat]Absence check using 37 positive and 22 generalized place invariants in 5 ms returned sat
[2023-03-08 03:52:11] [INFO ] After 28ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 03:52:11] [INFO ] After 5ms SMT Verify possible using 8 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 03:52:11] [INFO ] After 16ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-08 03:52:11] [INFO ] After 91ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 10 out of 126 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 126/126 places, 73/73 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 6 place count 123 transition count 70
Applied a total of 6 rules in 8 ms. Remains 123 /126 variables (removed 3) and now considering 70/73 (removed 3) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9 ms. Remains : 123/126 places, 70/73 transitions.
Incomplete random walk after 10000 steps, including 583 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 109 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2335876 steps, run timeout after 3001 ms. (steps per millisecond=778 ) properties seen :{}
Probabilistic random walk after 2335876 steps, saw 331262 distinct states, run finished after 3002 ms. (steps per millisecond=778 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 70 rows 123 cols
[2023-03-08 03:52:14] [INFO ] Computed 59 place invariants in 10 ms
[2023-03-08 03:52:14] [INFO ] [Real]Absence check using 37 positive place invariants in 6 ms returned sat
[2023-03-08 03:52:14] [INFO ] [Real]Absence check using 37 positive and 22 generalized place invariants in 3 ms returned sat
[2023-03-08 03:52:14] [INFO ] After 29ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-08 03:52:14] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-08 03:52:14] [INFO ] After 6ms SMT Verify possible using 8 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:52:14] [INFO ] After 104ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:52:14] [INFO ] [Nat]Absence check using 37 positive place invariants in 5 ms returned sat
[2023-03-08 03:52:14] [INFO ] [Nat]Absence check using 37 positive and 22 generalized place invariants in 3 ms returned sat
[2023-03-08 03:52:14] [INFO ] After 29ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 03:52:14] [INFO ] After 6ms SMT Verify possible using 8 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 03:52:14] [INFO ] After 14ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-08 03:52:14] [INFO ] After 104ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 10 out of 123 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 123/123 places, 70/70 transitions.
Applied a total of 0 rules in 3 ms. Remains 123 /123 variables (removed 0) and now considering 70/70 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3 ms. Remains : 123/123 places, 70/70 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 123/123 places, 70/70 transitions.
Applied a total of 0 rules in 3 ms. Remains 123 /123 variables (removed 0) and now considering 70/70 (removed 0) transitions.
[2023-03-08 03:52:14] [INFO ] Invariant cache hit.
[2023-03-08 03:52:14] [INFO ] Implicit Places using invariants in 81 ms returned [16]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 82 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 122/123 places, 70/70 transitions.
Applied a total of 0 rules in 4 ms. Remains 122 /122 variables (removed 0) and now considering 70/70 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 89 ms. Remains : 122/123 places, 70/70 transitions.
Incomplete random walk after 10000 steps, including 573 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 123 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2537667 steps, run timeout after 3001 ms. (steps per millisecond=845 ) properties seen :{}
Probabilistic random walk after 2537667 steps, saw 360419 distinct states, run finished after 3001 ms. (steps per millisecond=845 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 70 rows 122 cols
[2023-03-08 03:52:17] [INFO ] Computed 58 place invariants in 6 ms
[2023-03-08 03:52:17] [INFO ] [Real]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 03:52:17] [INFO ] [Real]Absence check using 36 positive and 22 generalized place invariants in 5 ms returned sat
[2023-03-08 03:52:17] [INFO ] After 28ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-08 03:52:17] [INFO ] State equation strengthened by 6 read => feed constraints.
[2023-03-08 03:52:17] [INFO ] After 6ms SMT Verify possible using 6 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:52:17] [INFO ] After 85ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:52:18] [INFO ] [Nat]Absence check using 36 positive place invariants in 4 ms returned sat
[2023-03-08 03:52:18] [INFO ] [Nat]Absence check using 36 positive and 22 generalized place invariants in 4 ms returned sat
[2023-03-08 03:52:18] [INFO ] After 45ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 03:52:18] [INFO ] After 7ms SMT Verify possible using 6 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 03:52:18] [INFO ] Deduced a trap composed of 4 places in 46 ms of which 1 ms to minimize.
[2023-03-08 03:52:18] [INFO ] Deduced a trap composed of 5 places in 23 ms of which 0 ms to minimize.
[2023-03-08 03:52:18] [INFO ] Deduced a trap composed of 3 places in 30 ms of which 0 ms to minimize.
[2023-03-08 03:52:18] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 119 ms
[2023-03-08 03:52:18] [INFO ] After 131ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 10 ms.
[2023-03-08 03:52:18] [INFO ] After 227ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 10 out of 122 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 122/122 places, 70/70 transitions.
Applied a total of 0 rules in 6 ms. Remains 122 /122 variables (removed 0) and now considering 70/70 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7 ms. Remains : 122/122 places, 70/70 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 122/122 places, 70/70 transitions.
Applied a total of 0 rules in 4 ms. Remains 122 /122 variables (removed 0) and now considering 70/70 (removed 0) transitions.
[2023-03-08 03:52:18] [INFO ] Invariant cache hit.
[2023-03-08 03:52:18] [INFO ] Implicit Places using invariants in 69 ms returned []
[2023-03-08 03:52:18] [INFO ] Invariant cache hit.
[2023-03-08 03:52:18] [INFO ] State equation strengthened by 6 read => feed constraints.
[2023-03-08 03:52:18] [INFO ] Implicit Places using invariants and state equation in 199 ms returned [30, 34, 38, 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 96, 117]
Discarding 16 places :
Implicit Place search using SMT with State Equation took 286 ms to find 16 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 106/122 places, 70/70 transitions.
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 9 Pre rules applied. Total rules applied 0 place count 106 transition count 61
Deduced a syphon composed of 9 places in 0 ms
Ensure Unique test removed 3 places
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 0 with 21 rules applied. Total rules applied 21 place count 94 transition count 61
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 29 place count 90 transition count 57
Applied a total of 29 rules in 6 ms. Remains 90 /106 variables (removed 16) and now considering 57/70 (removed 13) transitions.
// Phase 1: matrix 57 rows 90 cols
[2023-03-08 03:52:18] [INFO ] Computed 39 place invariants in 1 ms
[2023-03-08 03:52:18] [INFO ] Implicit Places using invariants in 46 ms returned [41, 68, 74, 77]
Discarding 4 places :
Implicit Place search using SMT only with invariants took 47 ms to find 4 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 2 : 86/122 places, 57/70 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 85 transition count 56
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 85 transition count 56
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 84 transition count 54
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 84 transition count 54
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 83 transition count 53
Applied a total of 6 rules in 10 ms. Remains 83 /86 variables (removed 3) and now considering 53/57 (removed 4) transitions.
// Phase 1: matrix 53 rows 83 cols
[2023-03-08 03:52:18] [INFO ] Computed 35 place invariants in 0 ms
[2023-03-08 03:52:18] [INFO ] Implicit Places using invariants in 74 ms returned []
[2023-03-08 03:52:18] [INFO ] Invariant cache hit.
[2023-03-08 03:52:18] [INFO ] State equation strengthened by 6 read => feed constraints.
[2023-03-08 03:52:18] [INFO ] Implicit Places using invariants and state equation in 115 ms returned []
Implicit Place search using SMT with State Equation took 199 ms to find 0 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 3 : 83/122 places, 53/70 transitions.
Finished structural reductions in REACHABILITY mode , in 3 iterations and 553 ms. Remains : 83/122 places, 53/70 transitions.
Incomplete random walk after 10000 steps, including 616 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 139 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2945167 steps, run timeout after 3001 ms. (steps per millisecond=981 ) properties seen :{}
Probabilistic random walk after 2945167 steps, saw 445414 distinct states, run finished after 3001 ms. (steps per millisecond=981 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-08 03:52:21] [INFO ] Invariant cache hit.
[2023-03-08 03:52:21] [INFO ] [Real]Absence check using 21 positive place invariants in 2 ms returned sat
[2023-03-08 03:52:21] [INFO ] [Real]Absence check using 21 positive and 14 generalized place invariants in 2 ms returned sat
[2023-03-08 03:52:21] [INFO ] After 25ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-08 03:52:21] [INFO ] State equation strengthened by 6 read => feed constraints.
[2023-03-08 03:52:21] [INFO ] After 8ms SMT Verify possible using 6 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-08 03:52:21] [INFO ] Deduced a trap composed of 4 places in 41 ms of which 1 ms to minimize.
[2023-03-08 03:52:21] [INFO ] Deduced a trap composed of 3 places in 31 ms of which 0 ms to minimize.
[2023-03-08 03:52:21] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 88 ms
[2023-03-08 03:52:21] [INFO ] After 101ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:52:21] [INFO ] After 170ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:52:22] [INFO ] [Nat]Absence check using 21 positive place invariants in 2 ms returned sat
[2023-03-08 03:52:22] [INFO ] [Nat]Absence check using 21 positive and 14 generalized place invariants in 2 ms returned sat
[2023-03-08 03:52:22] [INFO ] After 19ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 03:52:22] [INFO ] After 4ms SMT Verify possible using 6 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-08 03:52:22] [INFO ] Deduced a trap composed of 4 places in 38 ms of which 0 ms to minimize.
[2023-03-08 03:52:22] [INFO ] Deduced a trap composed of 3 places in 43 ms of which 0 ms to minimize.
[2023-03-08 03:52:22] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 90 ms
[2023-03-08 03:52:22] [INFO ] After 98ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-08 03:52:22] [INFO ] After 156ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 10 out of 83 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 53/53 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 53/53 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3 ms. Remains : 83/83 places, 53/53 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 83/83 places, 53/53 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 53/53 (removed 0) transitions.
[2023-03-08 03:52:22] [INFO ] Invariant cache hit.
[2023-03-08 03:52:22] [INFO ] Implicit Places using invariants in 52 ms returned []
[2023-03-08 03:52:22] [INFO ] Invariant cache hit.
[2023-03-08 03:52:22] [INFO ] State equation strengthened by 6 read => feed constraints.
[2023-03-08 03:52:22] [INFO ] Implicit Places using invariants and state equation in 77 ms returned []
Implicit Place search using SMT with State Equation took 129 ms to find 0 implicit places.
[2023-03-08 03:52:22] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-08 03:52:22] [INFO ] Invariant cache hit.
[2023-03-08 03:52:22] [INFO ] Dead Transitions using invariants and state equation in 47 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 185 ms. Remains : 83/83 places, 53/53 transitions.
Applied a total of 0 rules in 2 ms. Remains 83 /83 variables (removed 0) and now considering 53/53 (removed 0) transitions.
Running SMT prover for 1 properties.
[2023-03-08 03:52:22] [INFO ] Invariant cache hit.
[2023-03-08 03:52:22] [INFO ] [Real]Absence check using 21 positive place invariants in 3 ms returned sat
[2023-03-08 03:52:22] [INFO ] [Real]Absence check using 21 positive and 14 generalized place invariants in 2 ms returned sat
[2023-03-08 03:52:22] [INFO ] After 20ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-08 03:52:22] [INFO ] Deduced a trap composed of 3 places in 29 ms of which 0 ms to minimize.
[2023-03-08 03:52:22] [INFO ] Deduced a trap composed of 3 places in 26 ms of which 1 ms to minimize.
[2023-03-08 03:52:22] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 69 ms
[2023-03-08 03:52:22] [INFO ] After 96ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:52:22] [INFO ] After 135ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 03:52:22] [INFO ] [Nat]Absence check using 21 positive place invariants in 2 ms returned sat
[2023-03-08 03:52:22] [INFO ] [Nat]Absence check using 21 positive and 14 generalized place invariants in 3 ms returned sat
[2023-03-08 03:52:22] [INFO ] After 21ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 03:52:22] [INFO ] Deduced a trap composed of 3 places in 33 ms of which 1 ms to minimize.
[2023-03-08 03:52:22] [INFO ] Deduced a trap composed of 3 places in 25 ms of which 0 ms to minimize.
[2023-03-08 03:52:22] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 74 ms
[2023-03-08 03:52:22] [INFO ] After 100ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-08 03:52:22] [INFO ] After 148ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 12 ms
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 11 ms
[2023-03-08 03:52:22] [INFO ] Input system was already deterministic with 218 transitions.
Computed a total of 54 stabilizing places and 49 stable transitions
Graph (complete) has 479 edges and 265 vertex of which 258 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.5 ms
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 246 transition count 199
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 246 transition count 199
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 42 place count 246 transition count 195
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 50 place count 238 transition count 187
Iterating global reduction 1 with 8 rules applied. Total rules applied 58 place count 238 transition count 187
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 65 place count 238 transition count 180
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 237 transition count 179
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 237 transition count 179
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 68 place count 237 transition count 178
Applied a total of 68 rules in 11 ms. Remains 237 /265 variables (removed 28) and now considering 178/218 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 237/265 places, 178/218 transitions.
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 9 ms
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 8 ms
[2023-03-08 03:52:22] [INFO ] Input system was already deterministic with 178 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Graph (complete) has 479 edges and 265 vertex of which 258 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.1 ms
Discarding 7 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 20 transitions
Trivial Post-agglo rules discarded 20 transitions
Performed 20 trivial Post agglomeration. Transition count delta: 20
Iterating post reduction 0 with 20 rules applied. Total rules applied 21 place count 257 transition count 193
Reduce places removed 20 places and 0 transitions.
Iterating post reduction 1 with 20 rules applied. Total rules applied 41 place count 237 transition count 193
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 10 Pre rules applied. Total rules applied 41 place count 237 transition count 183
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 61 place count 227 transition count 183
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 75 place count 213 transition count 169
Iterating global reduction 2 with 14 rules applied. Total rules applied 89 place count 213 transition count 169
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 93 place count 213 transition count 165
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 93 place count 213 transition count 164
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 95 place count 212 transition count 164
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 103 place count 204 transition count 156
Iterating global reduction 3 with 8 rules applied. Total rules applied 111 place count 204 transition count 156
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 3 with 9 rules applied. Total rules applied 120 place count 204 transition count 147
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 123 place count 202 transition count 146
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 123 place count 202 transition count 145
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 125 place count 201 transition count 145
Performed 65 Post agglomeration using F-continuation condition.Transition count delta: 65
Deduced a syphon composed of 65 places in 1 ms
Reduce places removed 65 places and 0 transitions.
Iterating global reduction 5 with 130 rules applied. Total rules applied 255 place count 136 transition count 80
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 257 place count 134 transition count 78
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 259 place count 132 transition count 78
Applied a total of 259 rules in 35 ms. Remains 132 /265 variables (removed 133) and now considering 78/218 (removed 140) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 132/265 places, 78/218 transitions.
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:52:22] [INFO ] Input system was already deterministic with 78 transitions.
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 249 transition count 202
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 249 transition count 202
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 35 place count 249 transition count 199
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 41 place count 243 transition count 193
Iterating global reduction 1 with 6 rules applied. Total rules applied 47 place count 243 transition count 193
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 52 place count 243 transition count 188
Applied a total of 52 rules in 8 ms. Remains 243 /265 variables (removed 22) and now considering 188/218 (removed 30) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 243/265 places, 188/218 transitions.
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 9 ms
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 9 ms
[2023-03-08 03:52:22] [INFO ] Input system was already deterministic with 188 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Graph (complete) has 479 edges and 265 vertex of which 258 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.1 ms
Discarding 7 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 16 transitions
Trivial Post-agglo rules discarded 16 transitions
Performed 16 trivial Post agglomeration. Transition count delta: 16
Iterating post reduction 0 with 16 rules applied. Total rules applied 17 place count 257 transition count 197
Reduce places removed 16 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 18 rules applied. Total rules applied 35 place count 241 transition count 195
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 37 place count 239 transition count 195
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 9 Pre rules applied. Total rules applied 37 place count 239 transition count 186
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 55 place count 230 transition count 186
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 69 place count 216 transition count 172
Iterating global reduction 3 with 14 rules applied. Total rules applied 83 place count 216 transition count 172
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 87 place count 216 transition count 168
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 87 place count 216 transition count 167
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 89 place count 215 transition count 167
Discarding 8 places :
Symmetric choice reduction at 4 with 8 rule applications. Total rules 97 place count 207 transition count 159
Iterating global reduction 4 with 8 rules applied. Total rules applied 105 place count 207 transition count 159
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 4 with 9 rules applied. Total rules applied 114 place count 207 transition count 150
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 117 place count 205 transition count 149
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 117 place count 205 transition count 148
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 119 place count 204 transition count 148
Performed 63 Post agglomeration using F-continuation condition.Transition count delta: 63
Deduced a syphon composed of 63 places in 0 ms
Reduce places removed 63 places and 0 transitions.
Iterating global reduction 6 with 126 rules applied. Total rules applied 245 place count 141 transition count 85
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 247 place count 139 transition count 83
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 249 place count 137 transition count 83
Applied a total of 249 rules in 32 ms. Remains 137 /265 variables (removed 128) and now considering 83/218 (removed 135) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 32 ms. Remains : 137/265 places, 83/218 transitions.
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:52:22] [INFO ] Input system was already deterministic with 83 transitions.
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 246 transition count 199
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 246 transition count 199
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 42 place count 246 transition count 195
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 50 place count 238 transition count 187
Iterating global reduction 1 with 8 rules applied. Total rules applied 58 place count 238 transition count 187
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 65 place count 238 transition count 180
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 237 transition count 179
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 237 transition count 179
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 68 place count 237 transition count 178
Applied a total of 68 rules in 11 ms. Remains 237 /265 variables (removed 28) and now considering 178/218 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 237/265 places, 178/218 transitions.
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 9 ms
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:52:22] [INFO ] Input system was already deterministic with 178 transitions.
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 248 transition count 201
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 248 transition count 201
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 37 place count 248 transition count 198
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 45 place count 240 transition count 190
Iterating global reduction 1 with 8 rules applied. Total rules applied 53 place count 240 transition count 190
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 60 place count 240 transition count 183
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 61 place count 239 transition count 182
Iterating global reduction 2 with 1 rules applied. Total rules applied 62 place count 239 transition count 182
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 63 place count 239 transition count 181
Applied a total of 63 rules in 11 ms. Remains 239 /265 variables (removed 26) and now considering 181/218 (removed 37) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 239/265 places, 181/218 transitions.
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:52:22] [INFO ] Flatten gal took : 8 ms
[2023-03-08 03:52:22] [INFO ] Input system was already deterministic with 181 transitions.
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 249 transition count 202
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 249 transition count 202
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 35 place count 249 transition count 199
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 42 place count 242 transition count 192
Iterating global reduction 1 with 7 rules applied. Total rules applied 49 place count 242 transition count 192
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 55 place count 242 transition count 186
Applied a total of 55 rules in 8 ms. Remains 242 /265 variables (removed 23) and now considering 186/218 (removed 32) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 242/265 places, 186/218 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 8 ms
[2023-03-08 03:52:23] [INFO ] Input system was already deterministic with 186 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Graph (complete) has 479 edges and 265 vertex of which 258 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.1 ms
Discarding 7 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 18 transitions
Trivial Post-agglo rules discarded 18 transitions
Performed 18 trivial Post agglomeration. Transition count delta: 18
Iterating post reduction 0 with 18 rules applied. Total rules applied 19 place count 257 transition count 195
Reduce places removed 18 places and 0 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 37 place count 239 transition count 195
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 37 place count 239 transition count 183
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 61 place count 227 transition count 183
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 75 place count 213 transition count 169
Iterating global reduction 2 with 14 rules applied. Total rules applied 89 place count 213 transition count 169
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 93 place count 213 transition count 165
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 93 place count 213 transition count 164
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 95 place count 212 transition count 164
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 103 place count 204 transition count 156
Iterating global reduction 3 with 8 rules applied. Total rules applied 111 place count 204 transition count 156
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 3 with 9 rules applied. Total rules applied 120 place count 204 transition count 147
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 123 place count 202 transition count 146
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 2 Pre rules applied. Total rules applied 123 place count 202 transition count 144
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 127 place count 200 transition count 144
Performed 65 Post agglomeration using F-continuation condition.Transition count delta: 65
Deduced a syphon composed of 65 places in 0 ms
Reduce places removed 65 places and 0 transitions.
Iterating global reduction 5 with 130 rules applied. Total rules applied 257 place count 135 transition count 79
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 259 place count 133 transition count 77
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 261 place count 131 transition count 77
Applied a total of 261 rules in 23 ms. Remains 131 /265 variables (removed 134) and now considering 77/218 (removed 141) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 131/265 places, 77/218 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:52:23] [INFO ] Input system was already deterministic with 77 transitions.
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 247 transition count 200
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 247 transition count 200
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 39 place count 247 transition count 197
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 46 place count 240 transition count 190
Iterating global reduction 1 with 7 rules applied. Total rules applied 53 place count 240 transition count 190
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 59 place count 240 transition count 184
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 239 transition count 183
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 239 transition count 183
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 62 place count 239 transition count 182
Applied a total of 62 rules in 10 ms. Remains 239 /265 variables (removed 26) and now considering 182/218 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 239/265 places, 182/218 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:52:23] [INFO ] Input system was already deterministic with 182 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Graph (complete) has 479 edges and 265 vertex of which 258 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.0 ms
Discarding 7 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 14 transitions
Trivial Post-agglo rules discarded 14 transitions
Performed 14 trivial Post agglomeration. Transition count delta: 14
Iterating post reduction 0 with 14 rules applied. Total rules applied 15 place count 257 transition count 199
Reduce places removed 14 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 15 rules applied. Total rules applied 30 place count 243 transition count 198
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 31 place count 242 transition count 198
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 10 Pre rules applied. Total rules applied 31 place count 242 transition count 188
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 51 place count 232 transition count 188
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 62 place count 221 transition count 177
Iterating global reduction 3 with 11 rules applied. Total rules applied 73 place count 221 transition count 177
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 76 place count 221 transition count 174
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 83 place count 214 transition count 167
Iterating global reduction 4 with 7 rules applied. Total rules applied 90 place count 214 transition count 167
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 4 with 7 rules applied. Total rules applied 97 place count 214 transition count 160
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 98 place count 213 transition count 160
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 98 place count 213 transition count 159
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 100 place count 212 transition count 159
Performed 61 Post agglomeration using F-continuation condition.Transition count delta: 61
Deduced a syphon composed of 61 places in 0 ms
Reduce places removed 61 places and 0 transitions.
Iterating global reduction 6 with 122 rules applied. Total rules applied 222 place count 151 transition count 98
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 223 place count 151 transition count 97
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 224 place count 151 transition count 97
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 226 place count 149 transition count 95
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 228 place count 147 transition count 95
Applied a total of 228 rules in 27 ms. Remains 147 /265 variables (removed 118) and now considering 95/218 (removed 123) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 27 ms. Remains : 147/265 places, 95/218 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:52:23] [INFO ] Input system was already deterministic with 95 transitions.
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 251 transition count 204
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 251 transition count 204
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 31 place count 251 transition count 201
Discarding 5 places :
Symmetric choice reduction at 1 with 5 rule applications. Total rules 36 place count 246 transition count 196
Iterating global reduction 1 with 5 rules applied. Total rules applied 41 place count 246 transition count 196
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 46 place count 246 transition count 191
Applied a total of 46 rules in 7 ms. Remains 246 /265 variables (removed 19) and now considering 191/218 (removed 27) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 246/265 places, 191/218 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:52:23] [INFO ] Input system was already deterministic with 191 transitions.
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 246 transition count 199
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 246 transition count 199
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 42 place count 246 transition count 195
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 50 place count 238 transition count 187
Iterating global reduction 1 with 8 rules applied. Total rules applied 58 place count 238 transition count 187
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 65 place count 238 transition count 180
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 237 transition count 179
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 237 transition count 179
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 68 place count 237 transition count 178
Applied a total of 68 rules in 9 ms. Remains 237 /265 variables (removed 28) and now considering 178/218 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 237/265 places, 178/218 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:52:23] [INFO ] Input system was already deterministic with 178 transitions.
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 247 transition count 200
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 247 transition count 200
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 39 place count 247 transition count 197
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 47 place count 239 transition count 189
Iterating global reduction 1 with 8 rules applied. Total rules applied 55 place count 239 transition count 189
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 62 place count 239 transition count 182
Applied a total of 62 rules in 8 ms. Remains 239 /265 variables (removed 26) and now considering 182/218 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 239/265 places, 182/218 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:52:23] [INFO ] Input system was already deterministic with 182 transitions.
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 246 transition count 199
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 246 transition count 199
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 42 place count 246 transition count 195
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 50 place count 238 transition count 187
Iterating global reduction 1 with 8 rules applied. Total rules applied 58 place count 238 transition count 187
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 65 place count 238 transition count 180
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 237 transition count 179
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 237 transition count 179
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 68 place count 237 transition count 178
Applied a total of 68 rules in 14 ms. Remains 237 /265 variables (removed 28) and now considering 178/218 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 237/265 places, 178/218 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:52:23] [INFO ] Input system was already deterministic with 178 transitions.
Starting structural reductions in LTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 246 transition count 199
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 246 transition count 199
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 42 place count 246 transition count 195
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 50 place count 238 transition count 187
Iterating global reduction 1 with 8 rules applied. Total rules applied 58 place count 238 transition count 187
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 65 place count 238 transition count 180
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 66 place count 237 transition count 179
Iterating global reduction 2 with 1 rules applied. Total rules applied 67 place count 237 transition count 179
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 68 place count 237 transition count 178
Applied a total of 68 rules in 10 ms. Remains 237 /265 variables (removed 28) and now considering 178/218 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 237/265 places, 178/218 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:52:23] [INFO ] Input system was already deterministic with 178 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 265/265 places, 218/218 transitions.
Graph (complete) has 479 edges and 265 vertex of which 258 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.0 ms
Discarding 7 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 18 transitions
Trivial Post-agglo rules discarded 18 transitions
Performed 18 trivial Post agglomeration. Transition count delta: 18
Iterating post reduction 0 with 18 rules applied. Total rules applied 19 place count 257 transition count 195
Reduce places removed 18 places and 0 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 37 place count 239 transition count 195
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 37 place count 239 transition count 184
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 59 place count 228 transition count 184
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 71 place count 216 transition count 172
Iterating global reduction 2 with 12 rules applied. Total rules applied 83 place count 216 transition count 172
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 87 place count 216 transition count 168
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 87 place count 216 transition count 167
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 89 place count 215 transition count 167
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 96 place count 208 transition count 160
Iterating global reduction 3 with 7 rules applied. Total rules applied 103 place count 208 transition count 160
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 6 rules applied. Total rules applied 109 place count 208 transition count 154
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 110 place count 207 transition count 154
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 110 place count 207 transition count 153
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 112 place count 206 transition count 153
Performed 64 Post agglomeration using F-continuation condition.Transition count delta: 64
Deduced a syphon composed of 64 places in 0 ms
Reduce places removed 64 places and 0 transitions.
Iterating global reduction 5 with 128 rules applied. Total rules applied 240 place count 142 transition count 89
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 241 place count 142 transition count 88
Partial Post-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 5 with 3 rules applied. Total rules applied 244 place count 142 transition count 88
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 246 place count 140 transition count 86
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 5 with 2 rules applied. Total rules applied 248 place count 138 transition count 86
Applied a total of 248 rules in 23 ms. Remains 138 /265 variables (removed 127) and now considering 86/218 (removed 132) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 138/265 places, 86/218 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 3 ms
[2023-03-08 03:52:23] [INFO ] Input system was already deterministic with 86 transitions.
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:52:23] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:52:23] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-08 03:52:23] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 265 places, 218 transitions and 641 arcs took 2 ms.
Total runtime 14989 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-01b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA DES-PT-01b-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-01b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-01b-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-01b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-01b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-01b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-01b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-01b-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-01b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-01b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678247885135

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 7 (type EXCL) for 6 DES-PT-01b-CTLFireability-02
lola: time limit : 102 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 7 (type EXCL) for DES-PT-01b-CTLFireability-02
lola: result : false
lola: markings : 1714
lola: fired transitions : 1887
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 28 DES-PT-01b-CTLFireability-08
lola: time limit : 109 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 76 (type FNDP) for 28 DES-PT-01b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type EQUN) for 28 DES-PT-01b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 80 (type SRCH) for 28 DES-PT-01b-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 76 (type FNDP) for DES-PT-01b-CTLFireability-08
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: CANCELED task # 31 (type EXCL) for DES-PT-01b-CTLFireability-08 (obsolete)
lola: CANCELED task # 77 (type EQUN) for DES-PT-01b-CTLFireability-08 (obsolete)
lola: CANCELED task # 80 (type SRCH) for DES-PT-01b-CTLFireability-08 (obsolete)
lola: LAUNCH task # 53 (type EXCL) for 52 DES-PT-01b-CTLFireability-12
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for DES-PT-01b-CTLFireability-12
lola: result : true
lola: markings : 85
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 DES-PT-01b-CTLFireability-11
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: try reading problem file /home/mcc/execution/374/CTLFireability-77.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 81 (type FNDP) for 18 DES-PT-01b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 82 (type EQUN) for 18 DES-PT-01b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 84 (type SRCH) for 18 DES-PT-01b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 84 (type SRCH) for DES-PT-01b-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1

lola: FINISHED task # 81 (type FNDP) for DES-PT-01b-CTLFireability-06
lola: result : true
lola: fired transitions : 169
lola: tried executions : 7
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 82 (type EQUN) for DES-PT-01b-CTLFireability-06 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 77 (type EQUN) for DES-PT-01b-CTLFireability-08
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 86 (type FNDP) for 65 DES-PT-01b-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 65 DES-PT-01b-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 65 DES-PT-01b-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 89 (type SRCH) for DES-PT-01b-CTLFireability-15
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 86 (type FNDP) for DES-PT-01b-CTLFireability-15
lola: result : true
lola: fired transitions : 44
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 87 (type EQUN) for DES-PT-01b-CTLFireability-15 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: try reading problem file /home/mcc/execution/374/CTLFireability-82.sara.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/374/CTLFireability-87.sara.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 82 (type EQUN) for DES-PT-01b-CTLFireability-06
lola: result : true

lola: FINISHED task # 87 (type EQUN) for DES-PT-01b-CTLFireability-15
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 5/276 3/32 DES-PT-01b-CTLFireability-11 464077 m, 92815 m/sec, 2952011 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 10/276 5/32 DES-PT-01b-CTLFireability-11 879846 m, 83153 m/sec, 6027318 t fired, .

Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 15/276 7/32 DES-PT-01b-CTLFireability-11 1283676 m, 80766 m/sec, 9027841 t fired, .

Time elapsed: 15 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 20/276 9/32 DES-PT-01b-CTLFireability-11 1700661 m, 83397 m/sec, 12050972 t fired, .

Time elapsed: 20 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 25/276 11/32 DES-PT-01b-CTLFireability-11 2124571 m, 84782 m/sec, 15046994 t fired, .

Time elapsed: 25 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 30/276 13/32 DES-PT-01b-CTLFireability-11 2520082 m, 79102 m/sec, 18018135 t fired, .

Time elapsed: 30 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 35/276 15/32 DES-PT-01b-CTLFireability-11 2930401 m, 82063 m/sec, 20981414 t fired, .

Time elapsed: 35 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 40/276 17/32 DES-PT-01b-CTLFireability-11 3342482 m, 82416 m/sec, 23997457 t fired, .

Time elapsed: 40 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 45/276 19/32 DES-PT-01b-CTLFireability-11 3761122 m, 83728 m/sec, 26927998 t fired, .

Time elapsed: 45 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 50/276 21/32 DES-PT-01b-CTLFireability-11 4090715 m, 65918 m/sec, 29905609 t fired, .

Time elapsed: 50 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 55/276 22/32 DES-PT-01b-CTLFireability-11 4393214 m, 60499 m/sec, 32853919 t fired, .

Time elapsed: 55 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 60/276 24/32 DES-PT-01b-CTLFireability-11 4674629 m, 56283 m/sec, 35761412 t fired, .

Time elapsed: 60 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 65/276 26/32 DES-PT-01b-CTLFireability-11 5125545 m, 90183 m/sec, 38665411 t fired, .

Time elapsed: 65 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 70/276 27/32 DES-PT-01b-CTLFireability-11 5515846 m, 78060 m/sec, 41571945 t fired, .

Time elapsed: 70 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 75/276 29/32 DES-PT-01b-CTLFireability-11 5909105 m, 78651 m/sec, 44466963 t fired, .

Time elapsed: 75 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 80/276 31/32 DES-PT-01b-CTLFireability-11 6315259 m, 81230 m/sec, 47369103 t fired, .

Time elapsed: 80 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 85/276 32/32 DES-PT-01b-CTLFireability-11 6713112 m, 79570 m/sec, 50260885 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for DES-PT-01b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 85 (type EXCL) for 58 DES-PT-01b-CTLFireability-14
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 85 (type EXCL) for DES-PT-01b-CTLFireability-14
lola: result : true
lola: markings : 38728
lola: fired transitions : 81801
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 58 DES-PT-01b-CTLFireability-14
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for DES-PT-01b-CTLFireability-14
lola: result : false
lola: markings : 85
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 55 DES-PT-01b-CTLFireability-13
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for DES-PT-01b-CTLFireability-13
lola: result : true
lola: markings : 85
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 DES-PT-01b-CTLFireability-10
lola: time limit : 389 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 4/389 5/32 DES-PT-01b-CTLFireability-10 1126625 m, 225325 m/sec, 2928766 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 9/389 10/32 DES-PT-01b-CTLFireability-10 2152242 m, 205123 m/sec, 5950342 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 14/389 14/32 DES-PT-01b-CTLFireability-10 3152153 m, 199982 m/sec, 8952803 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 19/389 18/32 DES-PT-01b-CTLFireability-10 4008845 m, 171338 m/sec, 11854186 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 24/389 21/32 DES-PT-01b-CTLFireability-10 4743660 m, 146963 m/sec, 14504516 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 29/389 25/32 DES-PT-01b-CTLFireability-10 5584509 m, 168169 m/sec, 17325232 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 34/389 28/32 DES-PT-01b-CTLFireability-10 6385967 m, 160291 m/sec, 20200336 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 39/389 31/32 DES-PT-01b-CTLFireability-10 7166349 m, 156076 m/sec, 22882248 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for DES-PT-01b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 DES-PT-01b-CTLFireability-05
lola: time limit : 433 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DES-PT-01b-CTLFireability-05
lola: result : true
lola: markings : 85
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DES-PT-01b-CTLFireability-04
lola: time limit : 495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/495 6/32 DES-PT-01b-CTLFireability-04 1196026 m, 239205 m/sec, 3049383 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/495 10/32 DES-PT-01b-CTLFireability-04 2082667 m, 177328 m/sec, 6197173 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/495 14/32 DES-PT-01b-CTLFireability-04 2902782 m, 164023 m/sec, 9239319 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/495 18/32 DES-PT-01b-CTLFireability-04 3793018 m, 178047 m/sec, 12363704 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/495 22/32 DES-PT-01b-CTLFireability-04 4596597 m, 160715 m/sec, 15330829 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/495 26/32 DES-PT-01b-CTLFireability-04 5455302 m, 171741 m/sec, 18369574 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/495 30/32 DES-PT-01b-CTLFireability-04 6270633 m, 163066 m/sec, 21343502 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for DES-PT-01b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-01b-CTLFireability-00
lola: time limit : 570 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/570 3/32 DES-PT-01b-CTLFireability-00 503956 m, 100791 m/sec, 3237107 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/570 5/32 DES-PT-01b-CTLFireability-00 939276 m, 87064 m/sec, 6442617 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/570 7/32 DES-PT-01b-CTLFireability-00 1383458 m, 88836 m/sec, 9628264 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/570 9/32 DES-PT-01b-CTLFireability-00 1780879 m, 79484 m/sec, 12749433 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/570 12/32 DES-PT-01b-CTLFireability-00 2241758 m, 92175 m/sec, 15922905 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/570 14/32 DES-PT-01b-CTLFireability-00 2658848 m, 83418 m/sec, 19086119 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/570 16/32 DES-PT-01b-CTLFireability-00 3058200 m, 79870 m/sec, 22093680 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/570 18/32 DES-PT-01b-CTLFireability-00 3508163 m, 89992 m/sec, 25159117 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/570 20/32 DES-PT-01b-CTLFireability-00 3902362 m, 78839 m/sec, 28156122 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/570 21/32 DES-PT-01b-CTLFireability-00 4222605 m, 64048 m/sec, 31208199 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/570 23/32 DES-PT-01b-CTLFireability-00 4525860 m, 60651 m/sec, 34185685 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/570 25/32 DES-PT-01b-CTLFireability-00 4899533 m, 74734 m/sec, 37169081 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/570 26/32 DES-PT-01b-CTLFireability-00 5336875 m, 87468 m/sec, 40213833 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/570 28/32 DES-PT-01b-CTLFireability-00 5755805 m, 83786 m/sec, 43299249 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/570 30/32 DES-PT-01b-CTLFireability-00 6186817 m, 86202 m/sec, 46340572 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/570 32/32 DES-PT-01b-CTLFireability-00 6575482 m, 77733 m/sec, 49343016 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DES-PT-01b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 74 (type EXCL) for 39 DES-PT-01b-CTLFireability-09
lola: time limit : 668 sec
lola: memory limit: 32 pages
lola: FINISHED task # 74 (type EXCL) for DES-PT-01b-CTLFireability-09
lola: result : false
lola: markings : 29
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 DES-PT-01b-CTLFireability-07
lola: time limit : 1113 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/1113 5/32 DES-PT-01b-CTLFireability-07 1015145 m, 203029 m/sec, 5286999 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/1113 9/32 DES-PT-01b-CTLFireability-07 1968184 m, 190607 m/sec, 10370483 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/1113 12/32 DES-PT-01b-CTLFireability-07 2805173 m, 167397 m/sec, 15484070 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/1113 15/32 DES-PT-01b-CTLFireability-07 3450592 m, 129083 m/sec, 20558089 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/1113 19/32 DES-PT-01b-CTLFireability-07 4410061 m, 191893 m/sec, 25670227 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 31/1113 23/32 DES-PT-01b-CTLFireability-07 5260837 m, 170155 m/sec, 30626436 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 36/1113 26/32 DES-PT-01b-CTLFireability-07 5959970 m, 139826 m/sec, 35493965 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 41/1113 29/32 DES-PT-01b-CTLFireability-07 6755871 m, 159180 m/sec, 39994974 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 46/1113 32/32 DES-PT-01b-CTLFireability-07 7393130 m, 127451 m/sec, 44858591 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for DES-PT-01b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 DES-PT-01b-CTLFireability-03
lola: time limit : 1644 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DES-PT-01b-CTLFireability-03
lola: result : true
lola: markings : 31
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DES-PT-01b-CTLFireability-01
lola: time limit : 3289 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-03: CTL true CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3289 7/32 DES-PT-01b-CTLFireability-01 1473874 m, 294774 m/sec, 5211725 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-03: CTL true CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3289 14/32 DES-PT-01b-CTLFireability-01 3164290 m, 338083 m/sec, 10255524 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-03: CTL true CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3289 20/32 DES-PT-01b-CTLFireability-01 4529883 m, 273118 m/sec, 15214550 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-03: CTL true CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/3289 25/32 DES-PT-01b-CTLFireability-01 5842374 m, 262498 m/sec, 20269157 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-03: CTL true CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/3289 30/32 DES-PT-01b-CTLFireability-01 7037623 m, 239049 m/sec, 24966398 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for DES-PT-01b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-03: CTL true CTL model checker
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-01b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-01b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-01b-CTLFireability-00: CTL unknown AGGR
DES-PT-01b-CTLFireability-01: CTL unknown AGGR
DES-PT-01b-CTLFireability-02: CTL false CTL model checker
DES-PT-01b-CTLFireability-03: CTL true CTL model checker
DES-PT-01b-CTLFireability-04: CTL unknown AGGR
DES-PT-01b-CTLFireability-05: CTL true CTL model checker
DES-PT-01b-CTLFireability-06: DISJ true findpath
DES-PT-01b-CTLFireability-07: CTL unknown AGGR
DES-PT-01b-CTLFireability-08: DISJ true findpath
DES-PT-01b-CTLFireability-09: DISJ true tscc_search
DES-PT-01b-CTLFireability-10: CTL unknown AGGR
DES-PT-01b-CTLFireability-11: CTL unknown AGGR
DES-PT-01b-CTLFireability-12: CTL true CTL model checker
DES-PT-01b-CTLFireability-13: CTL true CTL model checker
DES-PT-01b-CTLFireability-14: DISJ false DISJ
DES-PT-01b-CTLFireability-15: DISJ true findpath


Time elapsed: 341 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-01b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-01b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478200370"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-01b.tgz
mv DES-PT-01b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;