fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r103-tall-167814478200354
Last Updated
May 14, 2023

About the Execution of LoLa+red for DES-PT-00b

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2772.884 410549.00 410992.00 1308.10 TTT?TFFTFTF??TT? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r103-tall-167814478200354.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is DES-PT-00b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r103-tall-167814478200354
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 5.8K Feb 26 15:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 26 15:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 15:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 26 15:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 15:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Feb 26 15:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.8K Feb 26 15:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 26 15:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 66K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-00b-CTLFireability-00
FORMULA_NAME DES-PT-00b-CTLFireability-01
FORMULA_NAME DES-PT-00b-CTLFireability-02
FORMULA_NAME DES-PT-00b-CTLFireability-03
FORMULA_NAME DES-PT-00b-CTLFireability-04
FORMULA_NAME DES-PT-00b-CTLFireability-05
FORMULA_NAME DES-PT-00b-CTLFireability-06
FORMULA_NAME DES-PT-00b-CTLFireability-07
FORMULA_NAME DES-PT-00b-CTLFireability-08
FORMULA_NAME DES-PT-00b-CTLFireability-09
FORMULA_NAME DES-PT-00b-CTLFireability-10
FORMULA_NAME DES-PT-00b-CTLFireability-11
FORMULA_NAME DES-PT-00b-CTLFireability-12
FORMULA_NAME DES-PT-00b-CTLFireability-13
FORMULA_NAME DES-PT-00b-CTLFireability-14
FORMULA_NAME DES-PT-00b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678247107814

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-00b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 03:45:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 03:45:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 03:45:09] [INFO ] Load time of PNML (sax parser for PT used): 50 ms
[2023-03-08 03:45:09] [INFO ] Transformed 271 places.
[2023-03-08 03:45:09] [INFO ] Transformed 230 transitions.
[2023-03-08 03:45:09] [INFO ] Found NUPN structural information;
[2023-03-08 03:45:09] [INFO ] Parsed PT model containing 271 places and 230 transitions and 658 arcs in 112 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 121 out of 271 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 271/271 places, 230/230 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 269 transition count 230
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 11 place count 260 transition count 221
Iterating global reduction 1 with 9 rules applied. Total rules applied 20 place count 260 transition count 221
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 23 place count 257 transition count 218
Iterating global reduction 1 with 3 rules applied. Total rules applied 26 place count 257 transition count 218
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 28 place count 257 transition count 216
Applied a total of 28 rules in 50 ms. Remains 257 /271 variables (removed 14) and now considering 216/230 (removed 14) transitions.
// Phase 1: matrix 216 rows 257 cols
[2023-03-08 03:45:09] [INFO ] Computed 57 place invariants in 19 ms
[2023-03-08 03:45:09] [INFO ] Implicit Places using invariants in 246 ms returned []
[2023-03-08 03:45:09] [INFO ] Invariant cache hit.
[2023-03-08 03:45:09] [INFO ] Implicit Places using invariants and state equation in 187 ms returned []
Implicit Place search using SMT with State Equation took 461 ms to find 0 implicit places.
[2023-03-08 03:45:09] [INFO ] Invariant cache hit.
[2023-03-08 03:45:09] [INFO ] Dead Transitions using invariants and state equation in 137 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 257/271 places, 216/230 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 649 ms. Remains : 257/271 places, 216/230 transitions.
Support contains 121 out of 257 places after structural reductions.
[2023-03-08 03:45:10] [INFO ] Flatten gal took : 37 ms
[2023-03-08 03:45:10] [INFO ] Flatten gal took : 14 ms
[2023-03-08 03:45:10] [INFO ] Input system was already deterministic with 216 transitions.
Support contains 116 out of 257 places (down from 121) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 83 resets, run finished after 339 ms. (steps per millisecond=29 ) properties (out of 80) seen :74
Incomplete Best-First random walk after 10001 steps, including 12 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 17 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 15 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 11 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 13 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 15 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-08 03:45:10] [INFO ] Invariant cache hit.
[2023-03-08 03:45:10] [INFO ] After 84ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-08 03:45:10] [INFO ] [Nat]Absence check using 34 positive place invariants in 6 ms returned sat
[2023-03-08 03:45:10] [INFO ] [Nat]Absence check using 34 positive and 23 generalized place invariants in 7 ms returned sat
[2023-03-08 03:45:11] [INFO ] After 85ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :2
[2023-03-08 03:45:11] [INFO ] After 133ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :2
Attempting to minimize the solution found.
Minimization took 36 ms.
[2023-03-08 03:45:11] [INFO ] After 251ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :2
Fused 4 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 10 ms.
Support contains 9 out of 257 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 257/257 places, 216/216 transitions.
Graph (complete) has 465 edges and 257 vertex of which 254 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.1 ms
Discarding 3 places :
Also discarding 3 output transitions
Drop transitions removed 3 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 20 transitions
Trivial Post-agglo rules discarded 20 transitions
Performed 20 trivial Post agglomeration. Transition count delta: 20
Iterating post reduction 0 with 21 rules applied. Total rules applied 22 place count 254 transition count 192
Reduce places removed 20 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 21 rules applied. Total rules applied 43 place count 234 transition count 191
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 44 place count 233 transition count 191
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 10 Pre rules applied. Total rules applied 44 place count 233 transition count 181
Deduced a syphon composed of 10 places in 1 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 64 place count 223 transition count 181
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 76 place count 211 transition count 169
Iterating global reduction 3 with 12 rules applied. Total rules applied 88 place count 211 transition count 169
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 91 place count 211 transition count 166
Discarding 8 places :
Symmetric choice reduction at 4 with 8 rule applications. Total rules 99 place count 203 transition count 158
Iterating global reduction 4 with 8 rules applied. Total rules applied 107 place count 203 transition count 158
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 4 with 7 rules applied. Total rules applied 114 place count 203 transition count 151
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 2 Pre rules applied. Total rules applied 114 place count 203 transition count 149
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 118 place count 201 transition count 149
Performed 68 Post agglomeration using F-continuation condition.Transition count delta: 68
Deduced a syphon composed of 68 places in 0 ms
Reduce places removed 68 places and 0 transitions.
Iterating global reduction 5 with 136 rules applied. Total rules applied 254 place count 133 transition count 81
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 256 place count 132 transition count 81
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 257 place count 132 transition count 80
Free-agglomeration rule applied 1 times.
Iterating global reduction 5 with 1 rules applied. Total rules applied 258 place count 132 transition count 79
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 259 place count 131 transition count 79
Free-agglomeration rule (complex) applied 3 times.
Iterating global reduction 6 with 3 rules applied. Total rules applied 262 place count 131 transition count 76
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 265 place count 128 transition count 76
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 266 place count 128 transition count 75
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 267 place count 128 transition count 75
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 268 place count 127 transition count 74
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 269 place count 126 transition count 74
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 271 place count 125 transition count 73
Applied a total of 271 rules in 72 ms. Remains 125 /257 variables (removed 132) and now considering 73/216 (removed 143) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 72 ms. Remains : 125/257 places, 73/216 transitions.
Finished random walk after 2023 steps, including 68 resets, run visited all 2 properties in 6 ms. (steps per millisecond=337 )
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
FORMULA DES-PT-00b-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DES-PT-00b-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 10 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 16 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 216 transitions.
Computed a total of 27 stabilizing places and 27 stable transitions
Graph (complete) has 465 edges and 257 vertex of which 254 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.4 ms
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 238 transition count 197
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 238 transition count 197
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 41 place count 238 transition count 194
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 47 place count 232 transition count 188
Iterating global reduction 1 with 6 rules applied. Total rules applied 53 place count 232 transition count 188
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 59 place count 232 transition count 182
Applied a total of 59 rules in 15 ms. Remains 232 /257 variables (removed 25) and now considering 182/216 (removed 34) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 232/257 places, 182/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 8 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 9 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 182 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 238 transition count 197
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 238 transition count 197
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 41 place count 238 transition count 194
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 50 place count 229 transition count 185
Iterating global reduction 1 with 9 rules applied. Total rules applied 59 place count 229 transition count 185
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 67 place count 229 transition count 177
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 228 transition count 176
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 228 transition count 176
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 70 place count 228 transition count 175
Applied a total of 70 rules in 18 ms. Remains 228 /257 variables (removed 29) and now considering 175/216 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 228/257 places, 175/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 8 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 13 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 175 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 236 transition count 195
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 236 transition count 195
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 45 place count 236 transition count 192
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 54 place count 227 transition count 183
Iterating global reduction 1 with 9 rules applied. Total rules applied 63 place count 227 transition count 183
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 71 place count 227 transition count 175
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 72 place count 226 transition count 174
Iterating global reduction 2 with 1 rules applied. Total rules applied 73 place count 226 transition count 174
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 74 place count 226 transition count 173
Applied a total of 74 rules in 18 ms. Remains 226 /257 variables (removed 31) and now considering 173/216 (removed 43) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 226/257 places, 173/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 173 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 236 transition count 195
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 236 transition count 195
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 45 place count 236 transition count 192
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 53 place count 228 transition count 184
Iterating global reduction 1 with 8 rules applied. Total rules applied 61 place count 228 transition count 184
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 69 place count 228 transition count 176
Applied a total of 69 rules in 15 ms. Remains 228 /257 variables (removed 29) and now considering 176/216 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 228/257 places, 176/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 236 transition count 195
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 236 transition count 195
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 45 place count 236 transition count 192
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 53 place count 228 transition count 184
Iterating global reduction 1 with 8 rules applied. Total rules applied 61 place count 228 transition count 184
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 69 place count 228 transition count 176
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 70 place count 227 transition count 175
Iterating global reduction 2 with 1 rules applied. Total rules applied 71 place count 227 transition count 175
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 72 place count 227 transition count 174
Applied a total of 72 rules in 19 ms. Remains 227 /257 variables (removed 30) and now considering 174/216 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 227/257 places, 174/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 174 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 239 transition count 198
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 239 transition count 198
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 39 place count 239 transition count 195
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 45 place count 233 transition count 189
Iterating global reduction 1 with 6 rules applied. Total rules applied 51 place count 233 transition count 189
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 56 place count 233 transition count 184
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 57 place count 232 transition count 183
Iterating global reduction 2 with 1 rules applied. Total rules applied 58 place count 232 transition count 183
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 59 place count 232 transition count 182
Applied a total of 59 rules in 18 ms. Remains 232 /257 variables (removed 25) and now considering 182/216 (removed 34) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 232/257 places, 182/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 8 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 182 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 238 transition count 197
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 238 transition count 197
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 41 place count 238 transition count 194
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 50 place count 229 transition count 185
Iterating global reduction 1 with 9 rules applied. Total rules applied 59 place count 229 transition count 185
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 67 place count 229 transition count 177
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 68 place count 228 transition count 176
Iterating global reduction 2 with 1 rules applied. Total rules applied 69 place count 228 transition count 176
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 70 place count 228 transition count 175
Applied a total of 70 rules in 19 ms. Remains 228 /257 variables (removed 29) and now considering 175/216 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 228/257 places, 175/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 175 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Graph (complete) has 465 edges and 257 vertex of which 254 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.1 ms
Discarding 3 places :
Also discarding 3 output transitions
Drop transitions removed 3 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 22 transitions
Trivial Post-agglo rules discarded 22 transitions
Performed 22 trivial Post agglomeration. Transition count delta: 22
Iterating post reduction 0 with 22 rules applied. Total rules applied 23 place count 253 transition count 190
Reduce places removed 22 places and 0 transitions.
Iterating post reduction 1 with 22 rules applied. Total rules applied 45 place count 231 transition count 190
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 10 Pre rules applied. Total rules applied 45 place count 231 transition count 180
Deduced a syphon composed of 10 places in 1 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 65 place count 221 transition count 180
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 79 place count 207 transition count 166
Iterating global reduction 2 with 14 rules applied. Total rules applied 93 place count 207 transition count 166
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 96 place count 207 transition count 163
Discarding 9 places :
Symmetric choice reduction at 3 with 9 rule applications. Total rules 105 place count 198 transition count 154
Iterating global reduction 3 with 9 rules applied. Total rules applied 114 place count 198 transition count 154
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 9 rules applied. Total rules applied 123 place count 198 transition count 145
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 125 place count 197 transition count 144
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 3 Pre rules applied. Total rules applied 125 place count 197 transition count 141
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 5 with 6 rules applied. Total rules applied 131 place count 194 transition count 141
Performed 66 Post agglomeration using F-continuation condition.Transition count delta: 66
Deduced a syphon composed of 66 places in 0 ms
Reduce places removed 66 places and 0 transitions.
Iterating global reduction 5 with 132 rules applied. Total rules applied 263 place count 128 transition count 75
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 265 place count 126 transition count 73
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 2 rules applied. Total rules applied 267 place count 125 transition count 72
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 268 place count 124 transition count 72
Applied a total of 268 rules in 40 ms. Remains 124 /257 variables (removed 133) and now considering 72/216 (removed 144) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 40 ms. Remains : 124/257 places, 72/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 5 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 4 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 72 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 237 transition count 196
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 237 transition count 196
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 42 place count 237 transition count 194
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 51 place count 228 transition count 185
Iterating global reduction 1 with 9 rules applied. Total rules applied 60 place count 228 transition count 185
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 68 place count 228 transition count 177
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 69 place count 227 transition count 176
Iterating global reduction 2 with 1 rules applied. Total rules applied 70 place count 227 transition count 176
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 71 place count 227 transition count 175
Applied a total of 71 rules in 24 ms. Remains 227 /257 variables (removed 30) and now considering 175/216 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 227/257 places, 175/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 175 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 240 transition count 199
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 240 transition count 199
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 37 place count 240 transition count 196
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 44 place count 233 transition count 189
Iterating global reduction 1 with 7 rules applied. Total rules applied 51 place count 233 transition count 189
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 58 place count 233 transition count 182
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 59 place count 232 transition count 181
Iterating global reduction 2 with 1 rules applied. Total rules applied 60 place count 232 transition count 181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 61 place count 232 transition count 180
Applied a total of 61 rules in 20 ms. Remains 232 /257 variables (removed 25) and now considering 180/216 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 232/257 places, 180/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 240 transition count 199
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 240 transition count 199
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 36 place count 240 transition count 197
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 44 place count 232 transition count 189
Iterating global reduction 1 with 8 rules applied. Total rules applied 52 place count 232 transition count 189
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 59 place count 232 transition count 182
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 60 place count 231 transition count 181
Iterating global reduction 2 with 1 rules applied. Total rules applied 61 place count 231 transition count 181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 62 place count 231 transition count 180
Applied a total of 62 rules in 18 ms. Remains 231 /257 variables (removed 26) and now considering 180/216 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 231/257 places, 180/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 240 transition count 199
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 240 transition count 199
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 37 place count 240 transition count 196
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 44 place count 233 transition count 189
Iterating global reduction 1 with 7 rules applied. Total rules applied 51 place count 233 transition count 189
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 58 place count 233 transition count 182
Applied a total of 58 rules in 19 ms. Remains 233 /257 variables (removed 24) and now considering 182/216 (removed 34) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 233/257 places, 182/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 182 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 237 transition count 196
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 237 transition count 196
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 42 place count 237 transition count 194
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 49 place count 230 transition count 187
Iterating global reduction 1 with 7 rules applied. Total rules applied 56 place count 230 transition count 187
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 62 place count 230 transition count 181
Applied a total of 62 rules in 14 ms. Remains 230 /257 variables (removed 27) and now considering 181/216 (removed 35) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 230/257 places, 181/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 181 transitions.
Starting structural reductions in LTL mode, iteration 0 : 257/257 places, 216/216 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 238 transition count 197
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 238 transition count 197
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 41 place count 238 transition count 194
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 49 place count 230 transition count 186
Iterating global reduction 1 with 8 rules applied. Total rules applied 57 place count 230 transition count 186
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 64 place count 230 transition count 179
Applied a total of 64 rules in 13 ms. Remains 230 /257 variables (removed 27) and now considering 179/216 (removed 37) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 230/257 places, 179/216 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 6 ms
[2023-03-08 03:45:11] [INFO ] Input system was already deterministic with 179 transitions.
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:11] [INFO ] Flatten gal took : 7 ms
[2023-03-08 03:45:12] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-08 03:45:12] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 257 places, 216 transitions and 623 arcs took 1 ms.
Total runtime 2858 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT DES-PT-00b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

FORMULA DES-PT-00b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00b-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00b-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00b-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00b-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00b-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-00b-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678247518363

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:742
lola: LAUNCH task # 14 (type EXCL) for 9 DES-PT-00b-CTLFireability-03
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 56 (type FNDP) for 26 DES-PT-00b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 26 DES-PT-00b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 59 (type SRCH) for 26 DES-PT-00b-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 59 (type SRCH) for DES-PT-00b-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 56 (type FNDP) for DES-PT-00b-CTLFireability-06
lola: result : true
lola: fired transitions : 43
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/376/CTLFireability-57.sara.
lola: CANCELED task # 57 (type EQUN) for DES-PT-00b-CTLFireability-06 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 57 (type EQUN) for DES-PT-00b-CTLFireability-06
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DES-PT-00b-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 EFAGEF EXCL 5/240 5/32 DES-PT-00b-CTLFireability-03 1101694 m, 220338 m/sec, 5409920 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DES-PT-00b-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 EFAGEF EXCL 10/240 10/32 DES-PT-00b-CTLFireability-03 2232140 m, 226089 m/sec, 10818696 t fired, .

Time elapsed: 10 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DES-PT-00b-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 EFAGEF EXCL 15/240 16/32 DES-PT-00b-CTLFireability-03 3599548 m, 273481 m/sec, 15598227 t fired, .

Time elapsed: 15 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DES-PT-00b-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 EFAGEF EXCL 20/240 20/32 DES-PT-00b-CTLFireability-03 4708304 m, 221751 m/sec, 21300808 t fired, .

Time elapsed: 20 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DES-PT-00b-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 EFAGEF EXCL 25/240 24/32 DES-PT-00b-CTLFireability-03 5704495 m, 199238 m/sec, 26954603 t fired, .

Time elapsed: 25 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DES-PT-00b-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 EFAGEF EXCL 30/240 28/32 DES-PT-00b-CTLFireability-03 6662550 m, 191611 m/sec, 32472392 t fired, .

Time elapsed: 30 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 1 0 2 0 0 0
DES-PT-00b-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 EFAGEF EXCL 35/240 32/32 DES-PT-00b-CTLFireability-03 7708300 m, 209150 m/sec, 38054067 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 14 (type EXCL) for DES-PT-00b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 2 0 0 2 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 54 (type EXCL) for 16 DES-PT-00b-CTLFireability-04
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for DES-PT-00b-CTLFireability-04
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 DES-PT-00b-CTLFireability-15
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/273 4/32 DES-PT-00b-CTLFireability-15 715408 m, 143081 m/sec, 3049055 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/273 7/32 DES-PT-00b-CTLFireability-15 1380003 m, 132919 m/sec, 6181438 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/273 9/32 DES-PT-00b-CTLFireability-15 2010484 m, 126096 m/sec, 9331293 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 20/273 12/32 DES-PT-00b-CTLFireability-15 2625127 m, 122928 m/sec, 12393443 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 25/273 15/32 DES-PT-00b-CTLFireability-15 3217645 m, 118503 m/sec, 15456379 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 30/273 17/32 DES-PT-00b-CTLFireability-15 3819907 m, 120452 m/sec, 18499527 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 35/273 20/32 DES-PT-00b-CTLFireability-15 4391828 m, 114384 m/sec, 21510775 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 40/273 22/32 DES-PT-00b-CTLFireability-15 4974072 m, 116448 m/sec, 24567329 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 45/273 24/32 DES-PT-00b-CTLFireability-15 5573341 m, 119853 m/sec, 27583455 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 50/273 27/32 DES-PT-00b-CTLFireability-15 6153006 m, 115933 m/sec, 30500345 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 55/273 29/32 DES-PT-00b-CTLFireability-15 6725802 m, 114559 m/sec, 33400344 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 60/273 32/32 DES-PT-00b-CTLFireability-15 7263430 m, 107525 m/sec, 36268071 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 52 (type EXCL) for DES-PT-00b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 49 (type EXCL) for 48 DES-PT-00b-CTLFireability-13
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for DES-PT-00b-CTLFireability-13
lola: result : true
lola: markings : 104
lola: fired transitions : 114
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 DES-PT-00b-CTLFireability-12
lola: time limit : 317 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/317 5/32 DES-PT-00b-CTLFireability-12 1190292 m, 238058 m/sec, 2970420 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/317 11/32 DES-PT-00b-CTLFireability-12 2464283 m, 254798 m/sec, 5746513 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/317 15/32 DES-PT-00b-CTLFireability-12 3498325 m, 206808 m/sec, 8445210 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/317 19/32 DES-PT-00b-CTLFireability-12 4540620 m, 208459 m/sec, 11245088 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/317 24/32 DES-PT-00b-CTLFireability-12 5621739 m, 216223 m/sec, 14107785 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/317 28/32 DES-PT-00b-CTLFireability-12 6650361 m, 205724 m/sec, 16911444 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 46 (type EXCL) for DES-PT-00b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 43 (type EXCL) for 42 DES-PT-00b-CTLFireability-11
lola: time limit : 346 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/346 3/32 DES-PT-00b-CTLFireability-11 518505 m, 103701 m/sec, 2805911 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/346 5/32 DES-PT-00b-CTLFireability-11 977771 m, 91853 m/sec, 5607453 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/346 7/32 DES-PT-00b-CTLFireability-11 1401054 m, 84656 m/sec, 8405081 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/346 9/32 DES-PT-00b-CTLFireability-11 1832148 m, 86218 m/sec, 11178938 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/346 11/32 DES-PT-00b-CTLFireability-11 2275085 m, 88587 m/sec, 13954799 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/346 12/32 DES-PT-00b-CTLFireability-11 2705478 m, 86078 m/sec, 16702578 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/346 14/32 DES-PT-00b-CTLFireability-11 3109182 m, 80740 m/sec, 19462024 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/346 16/32 DES-PT-00b-CTLFireability-11 3551737 m, 88511 m/sec, 22190747 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/346 18/32 DES-PT-00b-CTLFireability-11 3964176 m, 82487 m/sec, 24902688 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/346 20/32 DES-PT-00b-CTLFireability-11 4361316 m, 79428 m/sec, 27617879 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/346 21/32 DES-PT-00b-CTLFireability-11 4690127 m, 65762 m/sec, 30303100 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/346 23/32 DES-PT-00b-CTLFireability-11 5160151 m, 94004 m/sec, 33020031 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/346 25/32 DES-PT-00b-CTLFireability-11 5570766 m, 82123 m/sec, 35731409 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/346 26/32 DES-PT-00b-CTLFireability-11 5978421 m, 81531 m/sec, 38452235 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/346 28/32 DES-PT-00b-CTLFireability-11 6405967 m, 85509 m/sec, 41133495 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/346 30/32 DES-PT-00b-CTLFireability-11 6786513 m, 76109 m/sec, 43787608 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/346 31/32 DES-PT-00b-CTLFireability-11 7205138 m, 83725 m/sec, 46420252 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 43 (type EXCL) for DES-PT-00b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 40 (type EXCL) for 39 DES-PT-00b-CTLFireability-10
lola: time limit : 374 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DES-PT-00b-CTLFireability-10
lola: result : false
lola: markings : 145279
lola: fired transitions : 489917
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DES-PT-00b-CTLFireability-09
lola: time limit : 421 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for DES-PT-00b-CTLFireability-09
lola: result : true
lola: markings : 81
lola: fired transitions : 162
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 DES-PT-00b-CTLFireability-05
lola: time limit : 481 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 4/481 2/32 DES-PT-00b-CTLFireability-05 335292 m, 67058 m/sec, 2461795 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 9/481 4/32 DES-PT-00b-CTLFireability-05 720460 m, 77033 m/sec, 5406025 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 14/481 5/32 DES-PT-00b-CTLFireability-05 1062992 m, 68506 m/sec, 8293779 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 19/481 7/32 DES-PT-00b-CTLFireability-05 1399426 m, 67286 m/sec, 11194716 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 24/481 8/32 DES-PT-00b-CTLFireability-05 1742342 m, 68583 m/sec, 14073085 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 29/481 10/32 DES-PT-00b-CTLFireability-05 2075470 m, 66625 m/sec, 16969884 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 34/481 11/32 DES-PT-00b-CTLFireability-05 2441655 m, 73237 m/sec, 19827095 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 39/481 13/32 DES-PT-00b-CTLFireability-05 2768139 m, 65296 m/sec, 22673534 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 44/481 14/32 DES-PT-00b-CTLFireability-05 3092332 m, 64838 m/sec, 25528225 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 49/481 16/32 DES-PT-00b-CTLFireability-05 3438323 m, 69198 m/sec, 28398885 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 54/481 17/32 DES-PT-00b-CTLFireability-05 3787942 m, 69923 m/sec, 31275721 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 59/481 18/32 DES-PT-00b-CTLFireability-05 4111406 m, 64692 m/sec, 34128175 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 64/481 20/32 DES-PT-00b-CTLFireability-05 4431761 m, 64071 m/sec, 36987975 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 1 0 0 2 0 1 0
DES-PT-00b-CTLFireability-04: CONJ 0 1 0 0 3 0 0 0
DES-PT-00b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 69/481 21/32 DES-PT-00b-CTLFireability-05 4700252 m, 53698 m/sec, 39799582 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 24 (type EXCL) for DES-PT-00b-CTLFireability-05
lola: result : false
lola: markings : 4702656
lola: fired transitions : 39825260
lola: time used : 69.000000
lola: memory pages used : 21
lola: LAUNCH task # 21 (type EXCL) for 16 DES-PT-00b-CTLFireability-04
lola: time limit : 550 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for DES-PT-00b-CTLFireability-04
lola: result : true
lola: markings : 326
lola: fired transitions : 444
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 12 (type EXCL) for 9 DES-PT-00b-CTLFireability-03
lola: time limit : 660 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 5/660 3/32 DES-PT-00b-CTLFireability-03 449467 m, 89893 m/sec, 2888246 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 10/660 4/32 DES-PT-00b-CTLFireability-03 865079 m, 83122 m/sec, 5785364 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 15/660 6/32 DES-PT-00b-CTLFireability-03 1238899 m, 74764 m/sec, 8626727 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 20/660 8/32 DES-PT-00b-CTLFireability-03 1617746 m, 75769 m/sec, 11489142 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 25/660 10/32 DES-PT-00b-CTLFireability-03 2007101 m, 77871 m/sec, 14466412 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 30/660 11/32 DES-PT-00b-CTLFireability-03 2417015 m, 81982 m/sec, 17370093 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 35/660 13/32 DES-PT-00b-CTLFireability-03 2784222 m, 73441 m/sec, 20222872 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 40/660 14/32 DES-PT-00b-CTLFireability-03 3138397 m, 70835 m/sec, 23047833 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 45/660 16/32 DES-PT-00b-CTLFireability-03 3533485 m, 79017 m/sec, 25906089 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 50/660 18/32 DES-PT-00b-CTLFireability-03 3904973 m, 74297 m/sec, 28745869 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 55/660 19/32 DES-PT-00b-CTLFireability-03 4261816 m, 71368 m/sec, 31582145 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 60/660 20/32 DES-PT-00b-CTLFireability-03 4578907 m, 63418 m/sec, 34407576 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 65/660 22/32 DES-PT-00b-CTLFireability-03 4932832 m, 70785 m/sec, 37251407 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 70/660 24/32 DES-PT-00b-CTLFireability-03 5333119 m, 80057 m/sec, 40120595 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 75/660 25/32 DES-PT-00b-CTLFireability-03 5700653 m, 73506 m/sec, 42966389 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 80/660 27/32 DES-PT-00b-CTLFireability-03 6059498 m, 71769 m/sec, 45778874 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 85/660 28/32 DES-PT-00b-CTLFireability-03 6440307 m, 76161 m/sec, 48559778 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 90/660 30/32 DES-PT-00b-CTLFireability-03 6784802 m, 68899 m/sec, 51342010 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 1 0 2 0 1 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 95/660 31/32 DES-PT-00b-CTLFireability-03 7154405 m, 73920 m/sec, 54074131 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 12 (type EXCL) for DES-PT-00b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-03: DISJ 0 0 0 0 2 0 2 0
DES-PT-00b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DES-PT-00b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 DES-PT-00b-CTLFireability-02
lola: time limit : 800 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DES-PT-00b-CTLFireability-02
lola: result : true
lola: markings : 647379
lola: fired transitions : 2867212
lola: time used : 5.000000
lola: memory pages used : 3
lola: LAUNCH task # 4 (type EXCL) for 3 DES-PT-00b-CTLFireability-01
lola: time limit : 1065 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DES-PT-00b-CTLFireability-01
lola: result : true
lola: markings : 48
lola: fired transitions : 50
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-00b-CTLFireability-00
lola: time limit : 1597 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DES-PT-00b-CTLFireability-00
lola: result : true
lola: markings : 157
lola: fired transitions : 396
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DES-PT-00b-CTLFireability-08
lola: time limit : 3195 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for DES-PT-00b-CTLFireability-08
lola: result : false
lola: markings : 22
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00b-CTLFireability-00: CTL true CTL model checker
DES-PT-00b-CTLFireability-01: CTL true CTL model checker
DES-PT-00b-CTLFireability-02: CTL true CTL model checker
DES-PT-00b-CTLFireability-03: DISJ unknown DISJ
DES-PT-00b-CTLFireability-04: CONJ true CONJ
DES-PT-00b-CTLFireability-05: CTL false CTL model checker
DES-PT-00b-CTLFireability-06: CONJ false findpath
DES-PT-00b-CTLFireability-08: CTL false CTL model checker
DES-PT-00b-CTLFireability-09: CTL true CTL model checker
DES-PT-00b-CTLFireability-10: CTL false CTL model checker
DES-PT-00b-CTLFireability-11: CTL unknown AGGR
DES-PT-00b-CTLFireability-12: CTL unknown AGGR
DES-PT-00b-CTLFireability-13: CTL true CTL model checker
DES-PT-00b-CTLFireability-15: CTL unknown AGGR


Time elapsed: 405 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-00b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is DES-PT-00b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r103-tall-167814478200354"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-00b.tgz
mv DES-PT-00b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;