About the Execution of LoLA for DLCshifumi-PT-5a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 355240.00 | 0.00 | 0.00 | ????????F??????? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477400842.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCshifumi-PT-5a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477400842
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.3M
-rw-r--r-- 1 mcc users 6.7K Feb 26 11:48 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 26 11:48 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Feb 26 10:17 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K Feb 26 10:17 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:54 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:54 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:54 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Feb 26 15:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 99K Feb 26 15:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 26 13:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 13:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:54 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:54 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 3.9M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-00
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-01
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-02
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-03
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-04
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-05
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-06
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-07
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-08
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-09
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-10
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-11
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-12
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-13
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-14
FORMULA_NAME DLCshifumi-PT-5a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678336648010
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCshifumi-PT-5a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCshifumi-PT-5a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCshifumi-PT-5a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678337003250
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-08: F 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 14 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-08: F 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 19 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 48 (type EXCL) for 24 DLCshifumi-PT-5a-CTLFireability-08
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for DLCshifumi-PT-5a-CTLFireability-08
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 1 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 24 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 10 (type EXCL) for 9 DLCshifumi-PT-5a-CTLFireability-03
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 0/238 1/32 DLCshifumi-PT-5a-CTLFireability-03 3144 m, 628 m/sec, 230624 t fired, .
Time elapsed: 29 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/238 1/32 DLCshifumi-PT-5a-CTLFireability-03 50974 m, 9566 m/sec, 3750264 t fired, .
Time elapsed: 34 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/238 1/32 DLCshifumi-PT-5a-CTLFireability-03 102722 m, 10349 m/sec, 7556190 t fired, .
Time elapsed: 39 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/238 1/32 DLCshifumi-PT-5a-CTLFireability-03 155066 m, 10468 m/sec, 11421058 t fired, .
Time elapsed: 44 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/238 1/32 DLCshifumi-PT-5a-CTLFireability-03 207291 m, 10445 m/sec, 15253557 t fired, .
Time elapsed: 49 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/238 2/32 DLCshifumi-PT-5a-CTLFireability-03 259076 m, 10357 m/sec, 19061647 t fired, .
Time elapsed: 54 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/238 2/32 DLCshifumi-PT-5a-CTLFireability-03 311726 m, 10530 m/sec, 22872101 t fired, .
Time elapsed: 59 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/238 2/32 DLCshifumi-PT-5a-CTLFireability-03 363814 m, 10417 m/sec, 26637035 t fired, .
Time elapsed: 64 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/238 2/32 DLCshifumi-PT-5a-CTLFireability-03 415488 m, 10334 m/sec, 30380691 t fired, .
Time elapsed: 69 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/238 3/32 DLCshifumi-PT-5a-CTLFireability-03 467791 m, 10460 m/sec, 34139297 t fired, .
Time elapsed: 74 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/238 3/32 DLCshifumi-PT-5a-CTLFireability-03 519650 m, 10371 m/sec, 37863682 t fired, .
Time elapsed: 79 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/238 3/32 DLCshifumi-PT-5a-CTLFireability-03 571976 m, 10465 m/sec, 41642767 t fired, .
Time elapsed: 84 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/238 3/32 DLCshifumi-PT-5a-CTLFireability-03 624474 m, 10499 m/sec, 45436568 t fired, .
Time elapsed: 89 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/238 3/32 DLCshifumi-PT-5a-CTLFireability-03 677717 m, 10648 m/sec, 49287895 t fired, .
Time elapsed: 94 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/238 4/32 DLCshifumi-PT-5a-CTLFireability-03 731194 m, 10695 m/sec, 53157456 t fired, .
Time elapsed: 99 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/238 4/32 DLCshifumi-PT-5a-CTLFireability-03 783444 m, 10450 m/sec, 56932067 t fired, .
Time elapsed: 104 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/238 4/32 DLCshifumi-PT-5a-CTLFireability-03 835289 m, 10369 m/sec, 60667137 t fired, .
Time elapsed: 109 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/238 4/32 DLCshifumi-PT-5a-CTLFireability-03 887328 m, 10407 m/sec, 64423211 t fired, .
Time elapsed: 114 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/238 5/32 DLCshifumi-PT-5a-CTLFireability-03 940357 m, 10605 m/sec, 68237707 t fired, .
Time elapsed: 119 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/238 5/32 DLCshifumi-PT-5a-CTLFireability-03 991580 m, 10244 m/sec, 71937608 t fired, .
Time elapsed: 124 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/238 5/32 DLCshifumi-PT-5a-CTLFireability-03 1041999 m, 10083 m/sec, 75590919 t fired, .
Time elapsed: 129 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 105/238 5/32 DLCshifumi-PT-5a-CTLFireability-03 1092099 m, 10020 m/sec, 79219646 t fired, .
Time elapsed: 134 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 110/238 6/32 DLCshifumi-PT-5a-CTLFireability-03 1143436 m, 10267 m/sec, 82920501 t fired, .
Time elapsed: 139 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 115/238 6/32 DLCshifumi-PT-5a-CTLFireability-03 1193172 m, 9947 m/sec, 86528090 t fired, .
Time elapsed: 144 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 120/238 6/32 DLCshifumi-PT-5a-CTLFireability-03 1243723 m, 10110 m/sec, 90162576 t fired, .
Time elapsed: 149 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 125/238 6/32 DLCshifumi-PT-5a-CTLFireability-03 1294715 m, 10198 m/sec, 93849055 t fired, .
Time elapsed: 154 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 130/238 6/32 DLCshifumi-PT-5a-CTLFireability-03 1346854 m, 10427 m/sec, 97595813 t fired, .
Time elapsed: 159 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 135/238 7/32 DLCshifumi-PT-5a-CTLFireability-03 1397794 m, 10188 m/sec, 101280594 t fired, .
Time elapsed: 164 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 140/238 7/32 DLCshifumi-PT-5a-CTLFireability-03 1449293 m, 10299 m/sec, 105004823 t fired, .
Time elapsed: 169 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 145/238 7/32 DLCshifumi-PT-5a-CTLFireability-03 1502315 m, 10604 m/sec, 108837195 t fired, .
Time elapsed: 174 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 150/238 7/32 DLCshifumi-PT-5a-CTLFireability-03 1554091 m, 10355 m/sec, 112579465 t fired, .
Time elapsed: 179 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 155/238 8/32 DLCshifumi-PT-5a-CTLFireability-03 1605437 m, 10269 m/sec, 116290798 t fired, .
Time elapsed: 184 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 160/238 8/32 DLCshifumi-PT-5a-CTLFireability-03 1656714 m, 10255 m/sec, 119987164 t fired, .
Time elapsed: 189 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 165/238 8/32 DLCshifumi-PT-5a-CTLFireability-03 1707991 m, 10255 m/sec, 123684018 t fired, .
Time elapsed: 194 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 170/238 8/32 DLCshifumi-PT-5a-CTLFireability-03 1758518 m, 10105 m/sec, 127335294 t fired, .
Time elapsed: 199 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 175/238 8/32 DLCshifumi-PT-5a-CTLFireability-03 1809154 m, 10127 m/sec, 130979408 t fired, .
Time elapsed: 204 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 180/238 9/32 DLCshifumi-PT-5a-CTLFireability-03 1860018 m, 10172 m/sec, 134657820 t fired, .
Time elapsed: 209 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 185/238 9/32 DLCshifumi-PT-5a-CTLFireability-03 1911175 m, 10231 m/sec, 138357582 t fired, .
Time elapsed: 214 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 190/238 9/32 DLCshifumi-PT-5a-CTLFireability-03 1961571 m, 10079 m/sec, 141996465 t fired, .
Time elapsed: 219 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 195/238 9/32 DLCshifumi-PT-5a-CTLFireability-03 2012603 m, 10206 m/sec, 145685410 t fired, .
Time elapsed: 224 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 200/238 10/32 DLCshifumi-PT-5a-CTLFireability-03 2062850 m, 10049 m/sec, 149320493 t fired, .
Time elapsed: 229 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 205/238 10/32 DLCshifumi-PT-5a-CTLFireability-03 2113892 m, 10208 m/sec, 153000736 t fired, .
Time elapsed: 234 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 210/238 10/32 DLCshifumi-PT-5a-CTLFireability-03 2163968 m, 10015 m/sec, 156625875 t fired, .
Time elapsed: 239 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 215/238 10/32 DLCshifumi-PT-5a-CTLFireability-03 2215137 m, 10233 m/sec, 160327785 t fired, .
Time elapsed: 244 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 220/238 11/32 DLCshifumi-PT-5a-CTLFireability-03 2266421 m, 10256 m/sec, 164013339 t fired, .
Time elapsed: 249 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 225/238 11/32 DLCshifumi-PT-5a-CTLFireability-03 2317489 m, 10213 m/sec, 167679129 t fired, .
Time elapsed: 254 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 230/238 11/32 DLCshifumi-PT-5a-CTLFireability-03 2367927 m, 10087 m/sec, 171328957 t fired, .
Time elapsed: 259 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 235/238 11/32 DLCshifumi-PT-5a-CTLFireability-03 2417836 m, 9981 m/sec, 174939143 t fired, .
Time elapsed: 264 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for DLCshifumi-PT-5a-CTLFireability-03 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 0 0 1 1 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 269 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 DLCshifumi-PT-5a-CTLFireability-15
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 10 (type EXCL) for 9 DLCshifumi-PT-5a-CTLFireability-03
lola: time limit : 3331 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 4/3331 1/5 DLCshifumi-PT-5a-CTLFireability-03 51411 m, -473285 m/sec, 3782788 t fired, .
46 CTL EXCL 5/237 1/32 DLCshifumi-PT-5a-CTLFireability-15 48881 m, 9776 m/sec, 1851340 t fired, .
Time elapsed: 274 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 9/3331 1/5 DLCshifumi-PT-5a-CTLFireability-03 88897 m, 7497 m/sec, 6535650 t fired, .
46 CTL EXCL 10/222 1/32 DLCshifumi-PT-5a-CTLFireability-15 87069 m, 7637 m/sec, 3229407 t fired, .
Time elapsed: 279 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 17/3331 1/5 DLCshifumi-PT-5a-CTLFireability-03 126884 m, 7597 m/sec, 9350786 t fired, .
46 CTL EXCL 18/222 2/32 DLCshifumi-PT-5a-CTLFireability-15 126714 m, 7929 m/sec, 4672416 t fired, .
Time elapsed: 287 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 22/3331 1/5 DLCshifumi-PT-5a-CTLFireability-03 157078 m, 6038 m/sec, 11569004 t fired, .
46 CTL EXCL 23/222 2/32 DLCshifumi-PT-5a-CTLFireability-15 160226 m, 6702 m/sec, 5761008 t fired, .
Time elapsed: 292 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 27/3331 1/5 DLCshifumi-PT-5a-CTLFireability-03 190780 m, 6740 m/sec, 14039805 t fired, .
46 CTL EXCL 28/222 2/32 DLCshifumi-PT-5a-CTLFireability-15 197502 m, 7455 m/sec, 6990947 t fired, .
Time elapsed: 297 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 32/3331 1/5 DLCshifumi-PT-5a-CTLFireability-03 216261 m, 5096 m/sec, 15914100 t fired, .
46 CTL EXCL 33/222 2/32 DLCshifumi-PT-5a-CTLFireability-15 224917 m, 5483 m/sec, 7987154 t fired, .
Time elapsed: 302 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 37/3331 2/5 DLCshifumi-PT-5a-CTLFireability-03 260926 m, 8933 m/sec, 19199090 t fired, .
46 CTL EXCL 38/222 3/32 DLCshifumi-PT-5a-CTLFireability-15 273782 m, 9773 m/sec, 9651904 t fired, .
Time elapsed: 307 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 42/3331 2/5 DLCshifumi-PT-5a-CTLFireability-03 276695 m, 3153 m/sec, 20338724 t fired, .
46 CTL EXCL 43/222 3/32 DLCshifumi-PT-5a-CTLFireability-15 289845 m, 3212 m/sec, 10224770 t fired, .
Time elapsed: 312 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 48/3331 2/5 DLCshifumi-PT-5a-CTLFireability-03 314410 m, 7543 m/sec, 23068444 t fired, .
46 CTL EXCL 49/222 3/32 DLCshifumi-PT-5a-CTLFireability-15 329164 m, 7863 m/sec, 11644637 t fired, .
Time elapsed: 318 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 53/3331 2/5 DLCshifumi-PT-5a-CTLFireability-03 333771 m, 3872 m/sec, 24464484 t fired, .
46 CTL EXCL 54/222 3/32 DLCshifumi-PT-5a-CTLFireability-15 349591 m, 4085 m/sec, 12364686 t fired, .
Time elapsed: 323 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 58/3331 2/5 DLCshifumi-PT-5a-CTLFireability-03 374002 m, 8046 m/sec, 27375973 t fired, .
46 CTL EXCL 59/222 4/32 DLCshifumi-PT-5a-CTLFireability-15 392586 m, 8599 m/sec, 13888601 t fired, .
Time elapsed: 328 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 63/3331 2/5 DLCshifumi-PT-5a-CTLFireability-03 384945 m, 2188 m/sec, 28163740 t fired, .
46 CTL EXCL 64/222 4/32 DLCshifumi-PT-5a-CTLFireability-15 403416 m, 2166 m/sec, 14289301 t fired, .
Time elapsed: 333 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 68/3331 2/5 DLCshifumi-PT-5a-CTLFireability-03 418342 m, 6679 m/sec, 30581073 t fired, .
46 CTL EXCL 69/222 4/32 DLCshifumi-PT-5a-CTLFireability-15 439128 m, 7142 m/sec, 15512979 t fired, .
Time elapsed: 338 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 73/3331 2/5 DLCshifumi-PT-5a-CTLFireability-03 450405 m, 6412 m/sec, 32887277 t fired, .
46 CTL EXCL 74/222 4/32 DLCshifumi-PT-5a-CTLFireability-15 473355 m, 6845 m/sec, 16684238 t fired, .
Time elapsed: 343 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 78/3331 3/5 DLCshifumi-PT-5a-CTLFireability-03 473840 m, 4687 m/sec, 34575028 t fired, .
46 CTL EXCL 79/222 4/32 DLCshifumi-PT-5a-CTLFireability-15 499480 m, 5225 m/sec, 17561869 t fired, .
Time elapsed: 348 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCshifumi-PT-5a-CTLFireability-08: F false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCshifumi-PT-5a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCshifumi-PT-5a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 83/3331 3/5 DLCshifumi-PT-5a-CTLFireability-03 505722 m, 6376 m/sec, 36860694 t fired, .
46 CTL EXCL 84/222 5/32 DLCshifumi-PT-5a-CTLFireability-15 530577 m, 6219 m/sec, 18737016 t fired, .
Time elapsed: 353 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 375 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-5a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-5a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477400842"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-5a.tgz
mv DLCshifumi-PT-5a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;