About the Execution of LoLA for DLCround-PT-12b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16203.460 | 859567.00 | 884137.00 | 6560.30 | FF?F??TF?????T?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477300770.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-12b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477300770
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.3M
-rw-r--r-- 1 mcc users 5.9K Feb 25 18:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 25 18:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 25 18:19 CTLFireability.txt
-rw-r--r-- 1 mcc users 77K Feb 25 18:19 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 18:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 85K Feb 25 18:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 18:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 18:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.9M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-12b-CTLFireability-00
FORMULA_NAME DLCround-PT-12b-CTLFireability-01
FORMULA_NAME DLCround-PT-12b-CTLFireability-02
FORMULA_NAME DLCround-PT-12b-CTLFireability-03
FORMULA_NAME DLCround-PT-12b-CTLFireability-04
FORMULA_NAME DLCround-PT-12b-CTLFireability-05
FORMULA_NAME DLCround-PT-12b-CTLFireability-06
FORMULA_NAME DLCround-PT-12b-CTLFireability-07
FORMULA_NAME DLCround-PT-12b-CTLFireability-08
FORMULA_NAME DLCround-PT-12b-CTLFireability-09
FORMULA_NAME DLCround-PT-12b-CTLFireability-10
FORMULA_NAME DLCround-PT-12b-CTLFireability-11
FORMULA_NAME DLCround-PT-12b-CTLFireability-12
FORMULA_NAME DLCround-PT-12b-CTLFireability-13
FORMULA_NAME DLCround-PT-12b-CTLFireability-14
FORMULA_NAME DLCround-PT-12b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678326560969
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-12b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-12b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCround-PT-12b-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12b-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12b-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-12b-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678327420536
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 32 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
DLCround-PT-12b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 37 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 52 (type EXCL) for 42 DLCround-PT-12b-CTLFireability-14
lola: time limit : 209 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 52 (type EXCL) for DLCround-PT-12b-CTLFireability-14
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-12b-CTLFireability-03
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCround-PT-12b-CTLFireability-03
lola: result : false
lola: markings : 2
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 DLCround-PT-12b-CTLFireability-15
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for DLCround-PT-12b-CTLFireability-15
lola: result : false
lola: markings : 29233
lola: fired transitions : 87361
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-12b-CTLFireability-07
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DLCround-PT-12b-CTLFireability-07
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 42 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 1 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 47 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-12b-CTLFireability-08
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 4/273 4/32 DLCround-PT-12b-CTLFireability-08 254228 m, 50845 m/sec, 278938 t fired, .
Time elapsed: 52 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 9/273 8/32 DLCround-PT-12b-CTLFireability-08 566215 m, 62397 m/sec, 624546 t fired, .
Time elapsed: 57 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 14/273 12/32 DLCround-PT-12b-CTLFireability-08 873490 m, 61455 m/sec, 965230 t fired, .
Time elapsed: 62 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 19/273 15/32 DLCround-PT-12b-CTLFireability-08 1172746 m, 59851 m/sec, 1296503 t fired, .
Time elapsed: 67 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 24/273 19/32 DLCround-PT-12b-CTLFireability-08 1471348 m, 59720 m/sec, 1628611 t fired, .
Time elapsed: 72 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 29/273 22/32 DLCround-PT-12b-CTLFireability-08 1769338 m, 59598 m/sec, 1959357 t fired, .
Time elapsed: 77 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 34/273 25/32 DLCround-PT-12b-CTLFireability-08 2068140 m, 59760 m/sec, 2290376 t fired, .
Time elapsed: 82 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 39/273 28/32 DLCround-PT-12b-CTLFireability-08 2364265 m, 59225 m/sec, 2618181 t fired, .
Time elapsed: 87 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 44/273 31/32 DLCround-PT-12b-CTLFireability-08 2662070 m, 59561 m/sec, 2948364 t fired, .
Time elapsed: 92 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for DLCround-PT-12b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 42 DLCround-PT-12b-CTLFireability-14
lola: time limit : 291 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/291 5/32 DLCround-PT-12b-CTLFireability-14 309834 m, 61966 m/sec, 340842 t fired, .
Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/291 8/32 DLCround-PT-12b-CTLFireability-14 612877 m, 60608 m/sec, 676604 t fired, .
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/291 12/32 DLCround-PT-12b-CTLFireability-14 915452 m, 60515 m/sec, 1011493 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/291 16/32 DLCround-PT-12b-CTLFireability-14 1218375 m, 60584 m/sec, 1346994 t fired, .
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/291 19/32 DLCround-PT-12b-CTLFireability-14 1519724 m, 60269 m/sec, 1681897 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/291 22/32 DLCround-PT-12b-CTLFireability-14 1819635 m, 59982 m/sec, 2015337 t fired, .
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 35/291 26/32 DLCround-PT-12b-CTLFireability-14 2119555 m, 59984 m/sec, 2347308 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 40/291 29/32 DLCround-PT-12b-CTLFireability-14 2418450 m, 59779 m/sec, 2678376 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 1 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 45/291 32/32 DLCround-PT-12b-CTLFireability-14 2717388 m, 59787 m/sec, 3009531 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for DLCround-PT-12b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 DLCround-PT-12b-CTLFireability-13
lola: time limit : 313 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DLCround-PT-12b-CTLFireability-13
lola: result : true
lola: markings : 1320
lola: fired transitions : 1321
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-12b-CTLFireability-12
lola: time limit : 345 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/345 2/32 DLCround-PT-12b-CTLFireability-12 147300 m, 29460 m/sec, 303966 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/345 3/32 DLCround-PT-12b-CTLFireability-12 306427 m, 31825 m/sec, 632652 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/345 4/32 DLCround-PT-12b-CTLFireability-12 462685 m, 31251 m/sec, 961151 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/345 5/32 DLCround-PT-12b-CTLFireability-12 619553 m, 31373 m/sec, 1289154 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/345 6/32 DLCround-PT-12b-CTLFireability-12 774519 m, 30993 m/sec, 1618345 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/345 8/32 DLCround-PT-12b-CTLFireability-12 930403 m, 31176 m/sec, 1945317 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/345 9/32 DLCround-PT-12b-CTLFireability-12 1084390 m, 30797 m/sec, 2273462 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/345 10/32 DLCround-PT-12b-CTLFireability-12 1241122 m, 31346 m/sec, 2597158 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/345 11/32 DLCround-PT-12b-CTLFireability-12 1389762 m, 29728 m/sec, 2917185 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/345 12/32 DLCround-PT-12b-CTLFireability-12 1535734 m, 29194 m/sec, 3237832 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/345 13/32 DLCround-PT-12b-CTLFireability-12 1681382 m, 29129 m/sec, 3556137 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 60/345 14/32 DLCround-PT-12b-CTLFireability-12 1827726 m, 29268 m/sec, 3872156 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 65/345 15/32 DLCround-PT-12b-CTLFireability-12 1974184 m, 29291 m/sec, 4188640 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 70/345 16/32 DLCround-PT-12b-CTLFireability-12 2120142 m, 29191 m/sec, 4505697 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 75/345 17/32 DLCround-PT-12b-CTLFireability-12 2264976 m, 28966 m/sec, 4823992 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 80/345 18/32 DLCround-PT-12b-CTLFireability-12 2409089 m, 28822 m/sec, 5144083 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 85/345 19/32 DLCround-PT-12b-CTLFireability-12 2553809 m, 28944 m/sec, 5461382 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 90/345 20/32 DLCround-PT-12b-CTLFireability-12 2698888 m, 29015 m/sec, 5778724 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 95/345 21/32 DLCround-PT-12b-CTLFireability-12 2844086 m, 29039 m/sec, 6094728 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 100/345 22/32 DLCround-PT-12b-CTLFireability-12 2987951 m, 28773 m/sec, 6413023 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 105/345 23/32 DLCround-PT-12b-CTLFireability-12 3133475 m, 29104 m/sec, 6728999 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 110/345 24/32 DLCround-PT-12b-CTLFireability-12 3278149 m, 28934 m/sec, 7044847 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 115/345 25/32 DLCround-PT-12b-CTLFireability-12 3421265 m, 28623 m/sec, 7359840 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 120/345 26/32 DLCround-PT-12b-CTLFireability-12 3565568 m, 28860 m/sec, 7673742 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 125/345 27/32 DLCround-PT-12b-CTLFireability-12 3706788 m, 28244 m/sec, 7991405 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 130/345 28/32 DLCround-PT-12b-CTLFireability-12 3849248 m, 28492 m/sec, 8308696 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 135/345 29/32 DLCround-PT-12b-CTLFireability-12 3992117 m, 28573 m/sec, 8621349 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 140/345 30/32 DLCround-PT-12b-CTLFireability-12 4133470 m, 28270 m/sec, 8932074 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 145/345 31/32 DLCround-PT-12b-CTLFireability-12 4272995 m, 27905 m/sec, 9252824 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 150/345 32/32 DLCround-PT-12b-CTLFireability-12 4417500 m, 28901 m/sec, 9569142 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for DLCround-PT-12b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-12b-CTLFireability-11
lola: time limit : 366 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/366 5/32 DLCround-PT-12b-CTLFireability-11 323798 m, 64759 m/sec, 354957 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/366 9/32 DLCround-PT-12b-CTLFireability-11 632422 m, 61724 m/sec, 696280 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/366 13/32 DLCround-PT-12b-CTLFireability-11 938538 m, 61223 m/sec, 1036340 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/366 16/32 DLCround-PT-12b-CTLFireability-11 1241640 m, 60620 m/sec, 1373192 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/366 20/32 DLCround-PT-12b-CTLFireability-11 1540504 m, 59772 m/sec, 1705143 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/366 23/32 DLCround-PT-12b-CTLFireability-11 1842811 m, 60461 m/sec, 2043237 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/366 26/32 DLCround-PT-12b-CTLFireability-11 2142518 m, 59941 m/sec, 2375625 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/366 28/32 DLCround-PT-12b-CTLFireability-11 2440005 m, 59497 m/sec, 2706483 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/366 32/32 DLCround-PT-12b-CTLFireability-11 2736870 m, 59373 m/sec, 3037638 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for DLCround-PT-12b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 DLCround-PT-12b-CTLFireability-10
lola: time limit : 406 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/406 5/32 DLCround-PT-12b-CTLFireability-10 322532 m, 64506 m/sec, 354970 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/406 9/32 DLCround-PT-12b-CTLFireability-10 632959 m, 62085 m/sec, 699015 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/406 12/32 DLCround-PT-12b-CTLFireability-10 951185 m, 63645 m/sec, 1050724 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/406 16/32 DLCround-PT-12b-CTLFireability-10 1254154 m, 60593 m/sec, 1386892 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/406 19/32 DLCround-PT-12b-CTLFireability-10 1552269 m, 59623 m/sec, 1717965 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/406 23/32 DLCround-PT-12b-CTLFireability-10 1850833 m, 59712 m/sec, 2050020 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/406 26/32 DLCround-PT-12b-CTLFireability-10 2154531 m, 60739 m/sec, 2386096 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/406 29/32 DLCround-PT-12b-CTLFireability-10 2460186 m, 61131 m/sec, 2724628 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/406 32/32 DLCround-PT-12b-CTLFireability-10 2767244 m, 61411 m/sec, 3065079 t fired, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for DLCround-PT-12b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-12b-CTLFireability-09
lola: time limit : 456 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/456 2/32 DLCround-PT-12b-CTLFireability-09 225001 m, 45000 m/sec, 239442 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/456 4/32 DLCround-PT-12b-CTLFireability-09 455906 m, 46181 m/sec, 488335 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/456 6/32 DLCround-PT-12b-CTLFireability-09 680007 m, 44820 m/sec, 737680 t fired, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/456 7/32 DLCround-PT-12b-CTLFireability-09 905336 m, 45065 m/sec, 986450 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/456 9/32 DLCround-PT-12b-CTLFireability-09 1128820 m, 44696 m/sec, 1236344 t fired, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/456 11/32 DLCround-PT-12b-CTLFireability-09 1349270 m, 44090 m/sec, 1481038 t fired, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/456 12/32 DLCround-PT-12b-CTLFireability-09 1557699 m, 41685 m/sec, 1729806 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/456 14/32 DLCround-PT-12b-CTLFireability-09 1770982 m, 42656 m/sec, 1977505 t fired, .
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/456 15/32 DLCround-PT-12b-CTLFireability-09 1982132 m, 42230 m/sec, 2222895 t fired, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/456 17/32 DLCround-PT-12b-CTLFireability-09 2191801 m, 41933 m/sec, 2468419 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/456 18/32 DLCround-PT-12b-CTLFireability-09 2396100 m, 40859 m/sec, 2720717 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 60/456 20/32 DLCround-PT-12b-CTLFireability-09 2603946 m, 41569 m/sec, 2967896 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 65/456 21/32 DLCround-PT-12b-CTLFireability-09 2815925 m, 42395 m/sec, 3217406 t fired, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 70/456 23/32 DLCround-PT-12b-CTLFireability-09 3023491 m, 41513 m/sec, 3465041 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 75/456 24/32 DLCround-PT-12b-CTLFireability-09 3229610 m, 41223 m/sec, 3712397 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 80/456 25/32 DLCround-PT-12b-CTLFireability-09 3437193 m, 41516 m/sec, 3958258 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 85/456 27/32 DLCround-PT-12b-CTLFireability-09 3643349 m, 41231 m/sec, 4204594 t fired, .
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 90/456 28/32 DLCround-PT-12b-CTLFireability-09 3846753 m, 40680 m/sec, 4454316 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 95/456 30/32 DLCround-PT-12b-CTLFireability-09 4053986 m, 41446 m/sec, 4700532 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 101/456 31/32 DLCround-PT-12b-CTLFireability-09 4251957 m, 39594 m/sec, 4955727 t fired, .
Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for DLCround-PT-12b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 DLCround-PT-12b-CTLFireability-06
lola: time limit : 515 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for DLCround-PT-12b-CTLFireability-06
lola: result : true
lola: markings : 40565
lola: fired transitions : 42566
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DLCround-PT-12b-CTLFireability-05
lola: time limit : 618 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/618 1/32 DLCround-PT-12b-CTLFireability-05 112679 m, 22535 m/sec, 232586 t fired, .
Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/618 2/32 DLCround-PT-12b-CTLFireability-05 249855 m, 27435 m/sec, 515920 t fired, .
Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/618 4/32 DLCround-PT-12b-CTLFireability-05 386457 m, 27320 m/sec, 801068 t fired, .
Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/618 5/32 DLCround-PT-12b-CTLFireability-05 522920 m, 27292 m/sec, 1086783 t fired, .
Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/618 6/32 DLCround-PT-12b-CTLFireability-05 657916 m, 26999 m/sec, 1371934 t fired, .
Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/618 7/32 DLCround-PT-12b-CTLFireability-05 792304 m, 26877 m/sec, 1654987 t fired, .
Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/618 8/32 DLCround-PT-12b-CTLFireability-05 926526 m, 26844 m/sec, 1937340 t fired, .
Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/618 9/32 DLCround-PT-12b-CTLFireability-05 1060046 m, 26704 m/sec, 2223132 t fired, .
Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/618 10/32 DLCround-PT-12b-CTLFireability-05 1194763 m, 26943 m/sec, 2501382 t fired, .
Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/618 11/32 DLCround-PT-12b-CTLFireability-05 1326146 m, 26276 m/sec, 2776691 t fired, .
Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/618 11/32 DLCround-PT-12b-CTLFireability-05 1454428 m, 25656 m/sec, 3057000 t fired, .
Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/618 12/32 DLCround-PT-12b-CTLFireability-05 1581955 m, 25505 m/sec, 3340366 t fired, .
Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/618 13/32 DLCround-PT-12b-CTLFireability-05 1709374 m, 25483 m/sec, 3617008 t fired, .
Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/618 14/32 DLCround-PT-12b-CTLFireability-05 1837223 m, 25569 m/sec, 3892567 t fired, .
Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/618 15/32 DLCround-PT-12b-CTLFireability-05 1965212 m, 25597 m/sec, 4168756 t fired, .
Time elapsed: 583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 80/618 16/32 DLCround-PT-12b-CTLFireability-05 2093359 m, 25629 m/sec, 4443761 t fired, .
Time elapsed: 588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 85/618 17/32 DLCround-PT-12b-CTLFireability-05 2220629 m, 25454 m/sec, 4722625 t fired, .
Time elapsed: 593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 90/618 18/32 DLCround-PT-12b-CTLFireability-05 2347281 m, 25330 m/sec, 5007501 t fired, .
Time elapsed: 598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 95/618 19/32 DLCround-PT-12b-CTLFireability-05 2475013 m, 25546 m/sec, 5285694 t fired, .
Time elapsed: 603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 100/618 20/32 DLCround-PT-12b-CTLFireability-05 2601569 m, 25311 m/sec, 5566686 t fired, .
Time elapsed: 608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 105/618 20/32 DLCround-PT-12b-CTLFireability-05 2729380 m, 25562 m/sec, 5842750 t fired, .
Time elapsed: 613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 110/618 21/32 DLCround-PT-12b-CTLFireability-05 2856161 m, 25356 m/sec, 6123432 t fired, .
Time elapsed: 618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 115/618 22/32 DLCround-PT-12b-CTLFireability-05 2983309 m, 25429 m/sec, 6403445 t fired, .
Time elapsed: 623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 120/618 23/32 DLCround-PT-12b-CTLFireability-05 3111599 m, 25658 m/sec, 6676995 t fired, .
Time elapsed: 628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 125/618 24/32 DLCround-PT-12b-CTLFireability-05 3239150 m, 25510 m/sec, 6962490 t fired, .
Time elapsed: 633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 130/618 25/32 DLCround-PT-12b-CTLFireability-05 3366182 m, 25406 m/sec, 7240191 t fired, .
Time elapsed: 638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 135/618 26/32 DLCround-PT-12b-CTLFireability-05 3493280 m, 25419 m/sec, 7516384 t fired, .
Time elapsed: 643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 140/618 27/32 DLCround-PT-12b-CTLFireability-05 3619392 m, 25222 m/sec, 7795380 t fired, .
Time elapsed: 648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 145/618 28/32 DLCround-PT-12b-CTLFireability-05 3745886 m, 25298 m/sec, 8076008 t fired, .
Time elapsed: 653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 150/618 29/32 DLCround-PT-12b-CTLFireability-05 3872057 m, 25234 m/sec, 8358358 t fired, .
Time elapsed: 658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 155/618 30/32 DLCround-PT-12b-CTLFireability-05 3999228 m, 25434 m/sec, 8635985 t fired, .
Time elapsed: 663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 160/618 30/32 DLCround-PT-12b-CTLFireability-05 4125898 m, 25334 m/sec, 8913532 t fired, .
Time elapsed: 668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 165/618 31/32 DLCround-PT-12b-CTLFireability-05 4249530 m, 24726 m/sec, 9202686 t fired, .
Time elapsed: 673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 170/618 32/32 DLCround-PT-12b-CTLFireability-05 4376687 m, 25431 m/sec, 9477380 t fired, .
Time elapsed: 678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for DLCround-PT-12b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-12b-CTLFireability-04
lola: time limit : 729 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/729 5/32 DLCround-PT-12b-CTLFireability-04 324425 m, 64885 m/sec, 357128 t fired, .
Time elapsed: 688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/729 9/32 DLCround-PT-12b-CTLFireability-04 636781 m, 62471 m/sec, 703272 t fired, .
Time elapsed: 693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/729 12/32 DLCround-PT-12b-CTLFireability-04 945880 m, 61819 m/sec, 1044836 t fired, .
Time elapsed: 698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/729 16/32 DLCround-PT-12b-CTLFireability-04 1253527 m, 61529 m/sec, 1386168 t fired, .
Time elapsed: 703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/729 20/32 DLCround-PT-12b-CTLFireability-04 1560933 m, 61481 m/sec, 1727719 t fired, .
Time elapsed: 708 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/729 23/32 DLCround-PT-12b-CTLFireability-04 1867524 m, 61318 m/sec, 2068459 t fired, .
Time elapsed: 713 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/729 26/32 DLCround-PT-12b-CTLFireability-04 2178465 m, 62188 m/sec, 2412537 t fired, .
Time elapsed: 718 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/729 29/32 DLCround-PT-12b-CTLFireability-04 2489238 m, 62154 m/sec, 2756751 t fired, .
Time elapsed: 723 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for DLCround-PT-12b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 728 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-12b-CTLFireability-02
lola: time limit : 957 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/957 2/32 DLCround-PT-12b-CTLFireability-02 185248 m, 37049 m/sec, 196963 t fired, .
Time elapsed: 733 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/957 3/32 DLCround-PT-12b-CTLFireability-02 374951 m, 37940 m/sec, 402307 t fired, .
Time elapsed: 738 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/957 5/32 DLCround-PT-12b-CTLFireability-02 562322 m, 37474 m/sec, 605984 t fired, .
Time elapsed: 743 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/957 6/32 DLCround-PT-12b-CTLFireability-02 747775 m, 37090 m/sec, 812472 t fired, .
Time elapsed: 748 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/957 8/32 DLCround-PT-12b-CTLFireability-02 933141 m, 37073 m/sec, 1017880 t fired, .
Time elapsed: 753 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/957 9/32 DLCround-PT-12b-CTLFireability-02 1117572 m, 36886 m/sec, 1224357 t fired, .
Time elapsed: 758 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/957 10/32 DLCround-PT-12b-CTLFireability-02 1301849 m, 36855 m/sec, 1423660 t fired, .
Time elapsed: 763 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/957 12/32 DLCround-PT-12b-CTLFireability-02 1476447 m, 34919 m/sec, 1629029 t fired, .
Time elapsed: 768 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/957 13/32 DLCround-PT-12b-CTLFireability-02 1644873 m, 33685 m/sec, 1832722 t fired, .
Time elapsed: 773 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/957 14/32 DLCround-PT-12b-CTLFireability-02 1818918 m, 34809 m/sec, 2034002 t fired, .
Time elapsed: 778 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/957 15/32 DLCround-PT-12b-CTLFireability-02 1990656 m, 34347 m/sec, 2233645 t fired, .
Time elapsed: 783 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/957 16/32 DLCround-PT-12b-CTLFireability-02 2160678 m, 34004 m/sec, 2434505 t fired, .
Time elapsed: 788 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/957 18/32 DLCround-PT-12b-CTLFireability-02 2331359 m, 34136 m/sec, 2638017 t fired, .
Time elapsed: 793 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/957 19/32 DLCround-PT-12b-CTLFireability-02 2500363 m, 33800 m/sec, 2842183 t fired, .
Time elapsed: 798 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/957 20/32 DLCround-PT-12b-CTLFireability-02 2670169 m, 33961 m/sec, 3043708 t fired, .
Time elapsed: 803 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/957 21/32 DLCround-PT-12b-CTLFireability-02 2839432 m, 33852 m/sec, 3245596 t fired, .
Time elapsed: 808 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/957 22/32 DLCround-PT-12b-CTLFireability-02 3009170 m, 33947 m/sec, 3449797 t fired, .
Time elapsed: 813 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/957 24/32 DLCround-PT-12b-CTLFireability-02 3179776 m, 34121 m/sec, 3650277 t fired, .
Time elapsed: 818 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/957 25/32 DLCround-PT-12b-CTLFireability-02 3348204 m, 33685 m/sec, 3854202 t fired, .
Time elapsed: 823 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/957 26/32 DLCround-PT-12b-CTLFireability-02 3518040 m, 33967 m/sec, 4054181 t fired, .
Time elapsed: 828 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/957 27/32 DLCround-PT-12b-CTLFireability-02 3684987 m, 33389 m/sec, 4260760 t fired, .
Time elapsed: 833 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/957 28/32 DLCround-PT-12b-CTLFireability-02 3852844 m, 33571 m/sec, 4465829 t fired, .
Time elapsed: 838 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 115/957 30/32 DLCround-PT-12b-CTLFireability-02 4024538 m, 34338 m/sec, 4665570 t fired, .
Time elapsed: 843 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 120/957 31/32 DLCround-PT-12b-CTLFireability-02 4192442 m, 33580 m/sec, 4870013 t fired, .
Time elapsed: 848 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 125/957 32/32 DLCround-PT-12b-CTLFireability-02 4356946 m, 32900 m/sec, 5078390 t fired, .
Time elapsed: 853 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-12b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-12b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-12b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-12b-CTLFireability-14: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 858 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-12b-CTLFireability-01
lola: time limit : 1371 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCround-PT-12b-CTLFireability-01
lola: result : false
lola: markings : 1320
lola: fired transitions : 2640
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-12b-CTLFireability-00
lola: time limit : 2742 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCround-PT-12b-CTLFireability-00
lola: result : false
lola: markings : 1454
lola: fired transitions : 1593
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12b-CTLFireability-00: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-02: CTL unknown AGGR
DLCround-PT-12b-CTLFireability-03: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-04: CTL unknown AGGR
DLCround-PT-12b-CTLFireability-05: CTL unknown AGGR
DLCround-PT-12b-CTLFireability-06: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-12b-CTLFireability-08: CTL unknown AGGR
DLCround-PT-12b-CTLFireability-09: CTL unknown AGGR
DLCround-PT-12b-CTLFireability-10: CTL unknown AGGR
DLCround-PT-12b-CTLFireability-11: CTL unknown AGGR
DLCround-PT-12b-CTLFireability-12: CTL unknown AGGR
DLCround-PT-12b-CTLFireability-13: CTL true CTL model checker
DLCround-PT-12b-CTLFireability-14: CONJ unknown CONJ
DLCround-PT-12b-CTLFireability-15: CTL false CTL model checker
Time elapsed: 858 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-12b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-12b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477300770"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-12b.tgz
mv DLCround-PT-12b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;