About the Execution of LoLA for DLCround-PT-09b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16224.312 | 437248.00 | 423901.00 | 10342.60 | ??????FFFF??FTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477300722.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-09b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477300722
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 5.4K Feb 25 18:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 54K Feb 25 18:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 18:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 18:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 18:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 154K Feb 25 18:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 25 18:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 18:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.3M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-09b-CTLFireability-00
FORMULA_NAME DLCround-PT-09b-CTLFireability-01
FORMULA_NAME DLCround-PT-09b-CTLFireability-02
FORMULA_NAME DLCround-PT-09b-CTLFireability-03
FORMULA_NAME DLCround-PT-09b-CTLFireability-04
FORMULA_NAME DLCround-PT-09b-CTLFireability-05
FORMULA_NAME DLCround-PT-09b-CTLFireability-06
FORMULA_NAME DLCround-PT-09b-CTLFireability-07
FORMULA_NAME DLCround-PT-09b-CTLFireability-08
FORMULA_NAME DLCround-PT-09b-CTLFireability-09
FORMULA_NAME DLCround-PT-09b-CTLFireability-10
FORMULA_NAME DLCround-PT-09b-CTLFireability-11
FORMULA_NAME DLCround-PT-09b-CTLFireability-12
FORMULA_NAME DLCround-PT-09b-CTLFireability-13
FORMULA_NAME DLCround-PT-09b-CTLFireability-14
FORMULA_NAME DLCround-PT-09b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678319740825
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-09b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-09b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCround-PT-09b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-09b-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678320178073
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-09b-CTLFireability-01
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 1 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 0 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 3/199 1/32 DLCround-PT-09b-CTLFireability-01 88476 m, 17695 m/sec, 234919 t fired, .
Time elapsed: 10 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 8/224 3/32 DLCround-PT-09b-CTLFireability-01 362854 m, 54875 m/sec, 1010001 t fired, .
Time elapsed: 15 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 13/224 6/32 DLCround-PT-09b-CTLFireability-01 853552 m, 98139 m/sec, 2524472 t fired, .
Time elapsed: 20 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 18/224 8/32 DLCround-PT-09b-CTLFireability-01 1313577 m, 92005 m/sec, 4048863 t fired, .
Time elapsed: 25 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 23/224 11/32 DLCround-PT-09b-CTLFireability-01 1750209 m, 87326 m/sec, 5537705 t fired, .
Time elapsed: 30 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 28/224 13/32 DLCround-PT-09b-CTLFireability-01 2174443 m, 84846 m/sec, 7014588 t fired, .
Time elapsed: 35 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 33/224 15/32 DLCround-PT-09b-CTLFireability-01 2587424 m, 82596 m/sec, 8474856 t fired, .
Time elapsed: 40 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 38/224 18/32 DLCround-PT-09b-CTLFireability-01 2993054 m, 81126 m/sec, 9913811 t fired, .
Time elapsed: 45 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 43/224 20/32 DLCround-PT-09b-CTLFireability-01 3372062 m, 75801 m/sec, 11271087 t fired, .
Time elapsed: 50 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 48/224 22/32 DLCround-PT-09b-CTLFireability-01 3736302 m, 72848 m/sec, 12623264 t fired, .
Time elapsed: 55 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 53/224 24/32 DLCround-PT-09b-CTLFireability-01 4094173 m, 71574 m/sec, 13958657 t fired, .
Time elapsed: 60 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 58/224 26/32 DLCround-PT-09b-CTLFireability-01 4459459 m, 73057 m/sec, 15295731 t fired, .
Time elapsed: 65 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 63/224 28/32 DLCround-PT-09b-CTLFireability-01 4822120 m, 72532 m/sec, 16624963 t fired, .
Time elapsed: 70 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 68/224 30/32 DLCround-PT-09b-CTLFireability-01 5175076 m, 70591 m/sec, 17940931 t fired, .
Time elapsed: 75 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 73/224 31/32 DLCround-PT-09b-CTLFireability-01 5525115 m, 70007 m/sec, 19260518 t fired, .
Time elapsed: 80 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for DLCround-PT-09b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-13: EXEF 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 DLCround-PT-09b-CTLFireability-14
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for DLCround-PT-09b-CTLFireability-14
lola: result : false
lola: markings : 219
lola: fired transitions : 439
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 DLCround-PT-09b-CTLFireability-13
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DLCround-PT-09b-CTLFireability-13
lola: result : true
lola: markings : 111
lola: fired transitions : 110
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 DLCround-PT-09b-CTLFireability-11
lola: time limit : 270 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/270 8/32 DLCround-PT-09b-CTLFireability-11 416450 m, 83290 m/sec, 450514 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/270 13/32 DLCround-PT-09b-CTLFireability-11 817163 m, 80142 m/sec, 884224 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/270 20/32 DLCround-PT-09b-CTLFireability-11 1216700 m, 79907 m/sec, 1320045 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/270 24/32 DLCround-PT-09b-CTLFireability-11 1629412 m, 82542 m/sec, 1767306 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/270 30/32 DLCround-PT-09b-CTLFireability-11 2050018 m, 84121 m/sec, 2225268 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for DLCround-PT-09b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 DLCround-PT-09b-CTLFireability-10
lola: time limit : 290 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/290 9/32 DLCround-PT-09b-CTLFireability-10 439966 m, 87993 m/sec, 475973 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/290 14/32 DLCround-PT-09b-CTLFireability-10 864063 m, 84819 m/sec, 935633 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/290 20/32 DLCround-PT-09b-CTLFireability-10 1286662 m, 84519 m/sec, 1395300 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/290 25/32 DLCround-PT-09b-CTLFireability-10 1707643 m, 84196 m/sec, 1852584 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/290 32/32 DLCround-PT-09b-CTLFireability-10 2129638 m, 84399 m/sec, 2311768 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for DLCround-PT-09b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 DLCround-PT-09b-CTLFireability-08
lola: time limit : 314 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCround-PT-09b-CTLFireability-08
lola: result : false
lola: markings : 110
lola: fired transitions : 110
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 DLCround-PT-09b-CTLFireability-07
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for DLCround-PT-09b-CTLFireability-07
lola: result : false
lola: markings : 26129
lola: fired transitions : 52809
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 DLCround-PT-09b-CTLFireability-05
lola: time limit : 383 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/383 5/32 DLCround-PT-09b-CTLFireability-05 283855 m, 56771 m/sec, 318424 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 9/383 9/32 DLCround-PT-09b-CTLFireability-05 587608 m, 60750 m/sec, 663514 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 14/383 13/32 DLCround-PT-09b-CTLFireability-05 889757 m, 60429 m/sec, 1005500 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 19/383 16/32 DLCround-PT-09b-CTLFireability-05 1188141 m, 59676 m/sec, 1345210 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 24/383 19/32 DLCround-PT-09b-CTLFireability-05 1485331 m, 59438 m/sec, 1683291 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 29/383 23/32 DLCround-PT-09b-CTLFireability-05 1778446 m, 58623 m/sec, 2023147 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 34/383 27/32 DLCround-PT-09b-CTLFireability-05 2085622 m, 61435 m/sec, 2367690 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 39/383 31/32 DLCround-PT-09b-CTLFireability-05 2389237 m, 60723 m/sec, 2709673 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for DLCround-PT-09b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-09b-CTLFireability-04
lola: time limit : 426 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/426 9/32 DLCround-PT-09b-CTLFireability-04 438655 m, 87731 m/sec, 474566 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/426 14/32 DLCround-PT-09b-CTLFireability-04 861461 m, 84561 m/sec, 932828 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/426 20/32 DLCround-PT-09b-CTLFireability-04 1284808 m, 84669 m/sec, 1393306 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/426 25/32 DLCround-PT-09b-CTLFireability-04 1704479 m, 83934 m/sec, 1849130 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/426 32/32 DLCround-PT-09b-CTLFireability-04 2127370 m, 84578 m/sec, 2309288 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for DLCround-PT-09b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-09b-CTLFireability-03
lola: time limit : 482 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/482 3/32 DLCround-PT-09b-CTLFireability-03 151098 m, 30219 m/sec, 616289 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/482 6/32 DLCround-PT-09b-CTLFireability-03 298786 m, 29537 m/sec, 1219279 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/482 9/32 DLCround-PT-09b-CTLFireability-03 444872 m, 29217 m/sec, 1815919 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/482 10/32 DLCround-PT-09b-CTLFireability-03 589875 m, 29000 m/sec, 2407466 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/482 12/32 DLCround-PT-09b-CTLFireability-03 734697 m, 28964 m/sec, 2998534 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/482 14/32 DLCround-PT-09b-CTLFireability-03 878877 m, 28836 m/sec, 3588377 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/482 17/32 DLCround-PT-09b-CTLFireability-03 1024207 m, 29066 m/sec, 4182589 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/482 19/32 DLCround-PT-09b-CTLFireability-03 1169034 m, 28965 m/sec, 4775351 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/482 20/32 DLCround-PT-09b-CTLFireability-03 1312899 m, 28773 m/sec, 5362348 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/482 22/32 DLCround-PT-09b-CTLFireability-03 1456662 m, 28752 m/sec, 5949506 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/482 23/32 DLCround-PT-09b-CTLFireability-03 1600522 m, 28772 m/sec, 6537517 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/482 25/32 DLCround-PT-09b-CTLFireability-03 1744452 m, 28786 m/sec, 7125998 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/482 27/32 DLCround-PT-09b-CTLFireability-03 1889536 m, 29016 m/sec, 7720072 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/482 30/32 DLCround-PT-09b-CTLFireability-03 2033391 m, 28771 m/sec, 8307497 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for DLCround-PT-09b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-09b-CTLFireability-00
lola: time limit : 550 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/550 5/32 DLCround-PT-09b-CTLFireability-00 311234 m, 62246 m/sec, 348949 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/550 10/32 DLCround-PT-09b-CTLFireability-00 614774 m, 60708 m/sec, 694219 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/550 13/32 DLCround-PT-09b-CTLFireability-00 916668 m, 60378 m/sec, 1035897 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/550 17/32 DLCround-PT-09b-CTLFireability-00 1214925 m, 59651 m/sec, 1375133 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/550 20/32 DLCround-PT-09b-CTLFireability-00 1515424 m, 60099 m/sec, 1718483 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/550 23/32 DLCround-PT-09b-CTLFireability-00 1807824 m, 58480 m/sec, 2056270 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/550 27/32 DLCround-PT-09b-CTLFireability-00 2112205 m, 60876 m/sec, 2397387 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/550 32/32 DLCround-PT-09b-CTLFireability-00 2416588 m, 60876 m/sec, 2740435 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-09b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-09b-CTLFireability-02
lola: time limit : 652 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/652 3/32 DLCround-PT-09b-CTLFireability-02 485916 m, 97183 m/sec, 1862010 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/652 6/32 DLCround-PT-09b-CTLFireability-02 916125 m, 86041 m/sec, 3656135 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/652 8/32 DLCround-PT-09b-CTLFireability-02 1314688 m, 79712 m/sec, 5390248 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/652 10/32 DLCround-PT-09b-CTLFireability-02 1696805 m, 76423 m/sec, 7089618 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/652 12/32 DLCround-PT-09b-CTLFireability-02 2072160 m, 75071 m/sec, 8773530 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/652 15/32 DLCround-PT-09b-CTLFireability-02 2440736 m, 73715 m/sec, 10444007 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/652 17/32 DLCround-PT-09b-CTLFireability-02 2801516 m, 72156 m/sec, 12098676 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/652 18/32 DLCround-PT-09b-CTLFireability-02 3145216 m, 68740 m/sec, 13680927 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/652 20/32 DLCround-PT-09b-CTLFireability-02 3422006 m, 55358 m/sec, 14967210 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/652 21/32 DLCround-PT-09b-CTLFireability-02 3683598 m, 52318 m/sec, 16202831 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/652 23/32 DLCround-PT-09b-CTLFireability-02 3943846 m, 52049 m/sec, 17449483 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/652 24/32 DLCround-PT-09b-CTLFireability-02 4154136 m, 42058 m/sec, 18439499 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/652 25/32 DLCround-PT-09b-CTLFireability-02 4406825 m, 50537 m/sec, 19621184 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 71/652 27/32 DLCround-PT-09b-CTLFireability-02 4675703 m, 53775 m/sec, 20894138 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 76/652 28/32 DLCround-PT-09b-CTLFireability-02 4925318 m, 49923 m/sec, 22064667 t fired, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 81/652 30/32 DLCround-PT-09b-CTLFireability-02 5184170 m, 51770 m/sec, 23307044 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 86/652 31/32 DLCround-PT-09b-CTLFireability-02 5490819 m, 61329 m/sec, 24778523 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 91/652 32/32 DLCround-PT-09b-CTLFireability-02 5651331 m, 32102 m/sec, 25558859 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-09b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 DLCround-PT-09b-CTLFireability-15
lola: time limit : 791 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for DLCround-PT-09b-CTLFireability-15
lola: result : false
lola: markings : 22
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 DLCround-PT-09b-CTLFireability-12
lola: time limit : 1054 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for DLCround-PT-09b-CTLFireability-12
lola: result : false
lola: markings : 22
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 DLCround-PT-09b-CTLFireability-09
lola: time limit : 1581 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for DLCround-PT-09b-CTLFireability-09
lola: result : false
lola: markings : 22
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 DLCround-PT-09b-CTLFireability-06
lola: time limit : 3163 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for DLCround-PT-09b-CTLFireability-06
lola: result : false
lola: markings : 49
lola: fired transitions : 57
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09b-CTLFireability-00: CTL unknown AGGR
DLCround-PT-09b-CTLFireability-01: CTL unknown AGGR
DLCround-PT-09b-CTLFireability-02: CTL unknown AGGR
DLCround-PT-09b-CTLFireability-03: CTL unknown AGGR
DLCround-PT-09b-CTLFireability-04: CTL unknown AGGR
DLCround-PT-09b-CTLFireability-05: CTL unknown AGGR
DLCround-PT-09b-CTLFireability-06: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-07: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-09: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-10: CTL unknown AGGR
DLCround-PT-09b-CTLFireability-11: CTL unknown AGGR
DLCround-PT-09b-CTLFireability-12: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-13: EXEF true state space /EXEF
DLCround-PT-09b-CTLFireability-14: CTL false CTL model checker
DLCround-PT-09b-CTLFireability-15: CTL false CTL model checker
Time elapsed: 437 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-09b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-09b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477300722"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-09b.tgz
mv DLCround-PT-09b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;