fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r102-tall-167814477200714
Last Updated
May 14, 2023

About the Execution of LoLA for DLCround-PT-09a

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16217.855 767364.00 805198.00 16951.90 ?T???????TT??FFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477200714.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-09a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477200714
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 968K
-rw-r--r-- 1 mcc users 6.1K Feb 25 19:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 25 19:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 19:11 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 19:11 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 20:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 25 20:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 20:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 25 20:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 566K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-09a-CTLFireability-00
FORMULA_NAME DLCround-PT-09a-CTLFireability-01
FORMULA_NAME DLCround-PT-09a-CTLFireability-02
FORMULA_NAME DLCround-PT-09a-CTLFireability-03
FORMULA_NAME DLCround-PT-09a-CTLFireability-04
FORMULA_NAME DLCround-PT-09a-CTLFireability-05
FORMULA_NAME DLCround-PT-09a-CTLFireability-06
FORMULA_NAME DLCround-PT-09a-CTLFireability-07
FORMULA_NAME DLCround-PT-09a-CTLFireability-08
FORMULA_NAME DLCround-PT-09a-CTLFireability-09
FORMULA_NAME DLCround-PT-09a-CTLFireability-10
FORMULA_NAME DLCround-PT-09a-CTLFireability-11
FORMULA_NAME DLCround-PT-09a-CTLFireability-12
FORMULA_NAME DLCround-PT-09a-CTLFireability-13
FORMULA_NAME DLCround-PT-09a-CTLFireability-14
FORMULA_NAME DLCround-PT-09a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678318917985

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-09a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-09a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA DLCround-PT-09a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-09a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678319685349

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 62 (type SKEL/FNDP) for 54 DLCround-PT-09a-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SKEL/EQUN) for 54 DLCround-PT-09a-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/SRCH) for 54 DLCround-PT-09a-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/SRCH) for 54 DLCround-PT-09a-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 62 (type SKEL/FNDP) for DLCround-PT-09a-CTLFireability-14
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 63 (type EQUN) for DLCround-PT-09a-CTLFireability-14 (obsolete)
lola: CANCELED task # 64 (type SRCH) for DLCround-PT-09a-CTLFireability-14 (obsolete)
lola: CANCELED task # 65 (type SRCH) for DLCround-PT-09a-CTLFireability-14 (obsolete)
lola: FINISHED task # 65 (type SKEL/SRCH) for DLCround-PT-09a-CTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-63.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 63 (type SKEL/EQUN) for DLCround-PT-09a-CTLFireability-14
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-09a-CTLFireability-01
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 4 (type EXCL) for DLCround-PT-09a-CTLFireability-01
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 21 DLCround-PT-09a-CTLFireability-07
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for DLCround-PT-09a-CTLFireability-07
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-09a-CTLFireability-00
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 67 (type FNDP) for 54 DLCround-PT-09a-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 54 DLCround-PT-09a-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 70 (type SRCH) for 54 DLCround-PT-09a-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 67 (type FNDP) for DLCround-PT-09a-CTLFireability-14
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 68 (type EQUN) for DLCround-PT-09a-CTLFireability-14 (obsolete)
lola: CANCELED task # 70 (type SRCH) for DLCround-PT-09a-CTLFireability-14 (obsolete)
sara: try reading problem file /home/mcc/execution/CTLFireability-68.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 68 (type EQUN) for DLCround-PT-09a-CTLFireability-14
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/239 2/32 DLCround-PT-09a-CTLFireability-00 272687 m, 54537 m/sec, 8589891 t fired, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/239 3/32 DLCround-PT-09a-CTLFireability-00 589671 m, 63396 m/sec, 18566397 t fired, .

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 14/239 4/32 DLCround-PT-09a-CTLFireability-00 887198 m, 59505 m/sec, 28474375 t fired, .

Time elapsed: 15 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 19/239 5/32 DLCround-PT-09a-CTLFireability-00 1167043 m, 55969 m/sec, 38243527 t fired, .

Time elapsed: 20 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 24/239 7/32 DLCround-PT-09a-CTLFireability-00 1476618 m, 61915 m/sec, 48347042 t fired, .

Time elapsed: 25 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 29/239 8/32 DLCround-PT-09a-CTLFireability-00 1786569 m, 61990 m/sec, 57982607 t fired, .

Time elapsed: 30 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 34/239 9/32 DLCround-PT-09a-CTLFireability-00 2070585 m, 56803 m/sec, 67126113 t fired, .

Time elapsed: 35 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 39/239 10/32 DLCround-PT-09a-CTLFireability-00 2343206 m, 54524 m/sec, 76587317 t fired, .

Time elapsed: 40 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 44/239 11/32 DLCround-PT-09a-CTLFireability-00 2621782 m, 55715 m/sec, 86289031 t fired, .

Time elapsed: 45 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 49/239 12/32 DLCround-PT-09a-CTLFireability-00 2889016 m, 53446 m/sec, 95315009 t fired, .

Time elapsed: 50 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 54/239 13/32 DLCround-PT-09a-CTLFireability-00 3146848 m, 51566 m/sec, 104325355 t fired, .

Time elapsed: 55 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 59/239 14/32 DLCround-PT-09a-CTLFireability-00 3402416 m, 51113 m/sec, 113851503 t fired, .

Time elapsed: 60 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 64/239 16/32 DLCround-PT-09a-CTLFireability-00 3664160 m, 52348 m/sec, 123436432 t fired, .

Time elapsed: 65 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 69/239 17/32 DLCround-PT-09a-CTLFireability-00 3967159 m, 60599 m/sec, 133126281 t fired, .

Time elapsed: 70 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 74/239 18/32 DLCround-PT-09a-CTLFireability-00 4273745 m, 61317 m/sec, 142435986 t fired, .

Time elapsed: 75 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 79/239 19/32 DLCround-PT-09a-CTLFireability-00 4555542 m, 56359 m/sec, 151423678 t fired, .

Time elapsed: 80 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 84/239 20/32 DLCround-PT-09a-CTLFireability-00 4853553 m, 59602 m/sec, 160498915 t fired, .

Time elapsed: 85 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 89/239 22/32 DLCround-PT-09a-CTLFireability-00 5148872 m, 59063 m/sec, 169338863 t fired, .

Time elapsed: 90 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 94/239 23/32 DLCround-PT-09a-CTLFireability-00 5422742 m, 54774 m/sec, 178167903 t fired, .

Time elapsed: 95 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 99/239 24/32 DLCround-PT-09a-CTLFireability-00 5691038 m, 53659 m/sec, 187134280 t fired, .

Time elapsed: 100 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 104/239 25/32 DLCround-PT-09a-CTLFireability-00 5959596 m, 53711 m/sec, 196265684 t fired, .

Time elapsed: 105 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 109/239 26/32 DLCround-PT-09a-CTLFireability-00 6214533 m, 50987 m/sec, 205115786 t fired, .

Time elapsed: 110 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 114/239 27/32 DLCround-PT-09a-CTLFireability-00 6488694 m, 54832 m/sec, 213966149 t fired, .

Time elapsed: 115 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 119/239 28/32 DLCround-PT-09a-CTLFireability-00 6739716 m, 50204 m/sec, 222687169 t fired, .

Time elapsed: 120 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 124/239 29/32 DLCround-PT-09a-CTLFireability-00 7012905 m, 54637 m/sec, 231696423 t fired, .

Time elapsed: 125 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 129/239 30/32 DLCround-PT-09a-CTLFireability-00 7277230 m, 52865 m/sec, 240936365 t fired, .

Time elapsed: 130 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 134/239 31/32 DLCround-PT-09a-CTLFireability-00 7540537 m, 52661 m/sec, 250016850 t fired, .

Time elapsed: 135 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-09a-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-14: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 DLCround-PT-09a-CTLFireability-15
lola: time limit : 247 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for DLCround-PT-09a-CTLFireability-15
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 DLCround-PT-09a-CTLFireability-13
lola: time limit : 266 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for DLCround-PT-09a-CTLFireability-13
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 41 DLCround-PT-09a-CTLFireability-11
lola: time limit : 288 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/288 2/32 DLCround-PT-09a-CTLFireability-11 482482 m, 96496 m/sec, 8742051 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/288 4/32 DLCround-PT-09a-CTLFireability-11 931883 m, 89880 m/sec, 16888154 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/288 6/32 DLCround-PT-09a-CTLFireability-11 1378101 m, 89243 m/sec, 24864380 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/288 8/32 DLCround-PT-09a-CTLFireability-11 1814611 m, 87302 m/sec, 32641596 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/288 10/32 DLCround-PT-09a-CTLFireability-11 2249107 m, 86899 m/sec, 40449923 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/288 12/32 DLCround-PT-09a-CTLFireability-11 2686028 m, 87384 m/sec, 48263963 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/288 13/32 DLCround-PT-09a-CTLFireability-11 3129959 m, 88786 m/sec, 56121214 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 40/288 15/32 DLCround-PT-09a-CTLFireability-11 3568777 m, 87763 m/sec, 64051116 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 45/288 17/32 DLCround-PT-09a-CTLFireability-11 4014393 m, 89123 m/sec, 72081287 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 50/288 19/32 DLCround-PT-09a-CTLFireability-11 4451903 m, 87502 m/sec, 79819500 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 55/288 21/32 DLCround-PT-09a-CTLFireability-11 4884191 m, 86457 m/sec, 87666467 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 60/288 22/32 DLCround-PT-09a-CTLFireability-11 5316418 m, 86445 m/sec, 95339000 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 65/288 24/32 DLCround-PT-09a-CTLFireability-11 5752090 m, 87134 m/sec, 103097353 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 70/288 26/32 DLCround-PT-09a-CTLFireability-11 6188605 m, 87303 m/sec, 111034312 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 75/288 28/32 DLCround-PT-09a-CTLFireability-11 6624903 m, 87259 m/sec, 118977810 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 80/288 30/32 DLCround-PT-09a-CTLFireability-11 7061149 m, 87249 m/sec, 126710780 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 1 0 2 0 0 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 85/288 31/32 DLCround-PT-09a-CTLFireability-11 7500742 m, 87918 m/sec, 134665886 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for DLCround-PT-09a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 38 DLCround-PT-09a-CTLFireability-10
lola: time limit : 306 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/306 2/32 DLCround-PT-09a-CTLFireability-10 400714 m, 80142 m/sec, 6494788 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/306 4/32 DLCround-PT-09a-CTLFireability-10 760429 m, 71943 m/sec, 13053634 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/306 5/32 DLCround-PT-09a-CTLFireability-10 1035728 m, 55059 m/sec, 19330465 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/306 6/32 DLCround-PT-09a-CTLFireability-10 1315436 m, 55941 m/sec, 25607638 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/306 7/32 DLCround-PT-09a-CTLFireability-10 1564442 m, 49801 m/sec, 31649151 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/306 8/32 DLCround-PT-09a-CTLFireability-10 1813725 m, 49856 m/sec, 37504918 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/306 9/32 DLCround-PT-09a-CTLFireability-10 2041951 m, 45645 m/sec, 43439581 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 39 (type EXCL) for DLCround-PT-09a-CTLFireability-10
lola: result : true
lola: markings : 2043672
lola: fired transitions : 43494577
lola: time used : 35.000000
lola: memory pages used : 9
lola: LAUNCH task # 36 (type EXCL) for 35 DLCround-PT-09a-CTLFireability-09
lola: time limit : 333 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for DLCround-PT-09a-CTLFireability-09
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 DLCround-PT-09a-CTLFireability-08
lola: time limit : 370 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/370 1/32 DLCround-PT-09a-CTLFireability-08 98739 m, 19747 m/sec, 1550792 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/370 1/32 DLCround-PT-09a-CTLFireability-08 187803 m, 17812 m/sec, 3080226 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/370 2/32 DLCround-PT-09a-CTLFireability-08 279009 m, 18241 m/sec, 4587731 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/370 2/32 DLCround-PT-09a-CTLFireability-08 375229 m, 19244 m/sec, 6108736 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/370 2/32 DLCround-PT-09a-CTLFireability-08 462262 m, 17406 m/sec, 7603050 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/370 3/32 DLCround-PT-09a-CTLFireability-08 547420 m, 17031 m/sec, 9088320 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/370 3/32 DLCround-PT-09a-CTLFireability-08 633095 m, 17135 m/sec, 10594269 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 40/370 4/32 DLCround-PT-09a-CTLFireability-08 720391 m, 17459 m/sec, 12124464 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 45/370 4/32 DLCround-PT-09a-CTLFireability-08 818429 m, 19607 m/sec, 13775668 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 50/370 4/32 DLCround-PT-09a-CTLFireability-08 901907 m, 16695 m/sec, 15285055 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 55/370 5/32 DLCround-PT-09a-CTLFireability-08 998668 m, 19352 m/sec, 16902056 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 60/370 5/32 DLCround-PT-09a-CTLFireability-08 1103697 m, 21005 m/sec, 18559511 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 65/370 5/32 DLCround-PT-09a-CTLFireability-08 1191610 m, 17582 m/sec, 20094694 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 70/370 6/32 DLCround-PT-09a-CTLFireability-08 1286087 m, 18895 m/sec, 21753177 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 75/370 6/32 DLCround-PT-09a-CTLFireability-08 1380001 m, 18782 m/sec, 23523616 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 80/370 7/32 DLCround-PT-09a-CTLFireability-08 1479477 m, 19895 m/sec, 25313486 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 85/370 7/32 DLCround-PT-09a-CTLFireability-08 1573729 m, 18850 m/sec, 27068714 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 90/370 7/32 DLCround-PT-09a-CTLFireability-08 1663161 m, 17886 m/sec, 28770407 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 95/370 8/32 DLCround-PT-09a-CTLFireability-08 1749668 m, 17301 m/sec, 30434950 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 100/370 8/32 DLCround-PT-09a-CTLFireability-08 1837221 m, 17510 m/sec, 32124001 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 105/370 9/32 DLCround-PT-09a-CTLFireability-08 1920880 m, 16731 m/sec, 33763448 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 110/370 9/32 DLCround-PT-09a-CTLFireability-08 2002922 m, 16408 m/sec, 35372976 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 115/370 9/32 DLCround-PT-09a-CTLFireability-08 2100382 m, 19492 m/sec, 37168892 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 120/370 10/32 DLCround-PT-09a-CTLFireability-08 2189371 m, 17797 m/sec, 38897459 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 125/370 10/32 DLCround-PT-09a-CTLFireability-08 2285677 m, 19261 m/sec, 40631690 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 130/370 10/32 DLCround-PT-09a-CTLFireability-08 2381938 m, 19252 m/sec, 42384483 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 135/370 11/32 DLCround-PT-09a-CTLFireability-08 2466859 m, 16984 m/sec, 44043440 t fired, .

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 140/370 11/32 DLCround-PT-09a-CTLFireability-08 2558870 m, 18402 m/sec, 45751865 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 145/370 12/32 DLCround-PT-09a-CTLFireability-08 2657378 m, 19701 m/sec, 47496411 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 150/370 12/32 DLCround-PT-09a-CTLFireability-08 2746357 m, 17795 m/sec, 49175093 t fired, .

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 155/370 12/32 DLCround-PT-09a-CTLFireability-08 2828532 m, 16435 m/sec, 50804842 t fired, .

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 160/370 13/32 DLCround-PT-09a-CTLFireability-08 2916423 m, 17578 m/sec, 52486811 t fired, .

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 165/370 13/32 DLCround-PT-09a-CTLFireability-08 3002523 m, 17220 m/sec, 54207136 t fired, .

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 170/370 14/32 DLCround-PT-09a-CTLFireability-08 3123089 m, 24113 m/sec, 57793403 t fired, .

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 175/370 14/32 DLCround-PT-09a-CTLFireability-08 3239026 m, 23187 m/sec, 61243370 t fired, .

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 180/370 14/32 DLCround-PT-09a-CTLFireability-08 3343333 m, 20861 m/sec, 64503074 t fired, .

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 185/370 15/32 DLCround-PT-09a-CTLFireability-08 3459267 m, 23186 m/sec, 67877371 t fired, .

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 190/370 15/32 DLCround-PT-09a-CTLFireability-08 3556434 m, 19433 m/sec, 70990617 t fired, .

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 195/370 16/32 DLCround-PT-09a-CTLFireability-08 3665729 m, 21859 m/sec, 74314904 t fired, .

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 200/370 16/32 DLCround-PT-09a-CTLFireability-08 3782573 m, 23368 m/sec, 77658017 t fired, .

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 205/370 17/32 DLCround-PT-09a-CTLFireability-08 3889767 m, 21438 m/sec, 81189676 t fired, .

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 210/370 17/32 DLCround-PT-09a-CTLFireability-08 4005727 m, 23192 m/sec, 84995194 t fired, .

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 215/370 18/32 DLCround-PT-09a-CTLFireability-08 4108638 m, 20582 m/sec, 88549184 t fired, .

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 220/370 18/32 DLCround-PT-09a-CTLFireability-08 4208011 m, 19874 m/sec, 92014282 t fired, .

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 225/370 18/32 DLCround-PT-09a-CTLFireability-08 4315058 m, 21409 m/sec, 95600372 t fired, .

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 230/370 19/32 DLCround-PT-09a-CTLFireability-08 4424499 m, 21888 m/sec, 99178939 t fired, .

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 235/370 19/32 DLCround-PT-09a-CTLFireability-08 4530781 m, 21256 m/sec, 102780861 t fired, .

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 240/370 20/32 DLCround-PT-09a-CTLFireability-08 4635666 m, 20977 m/sec, 106343356 t fired, .

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 245/370 20/32 DLCround-PT-09a-CTLFireability-08 4736771 m, 20221 m/sec, 109816130 t fired, .

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 250/370 21/32 DLCround-PT-09a-CTLFireability-08 4830609 m, 18767 m/sec, 113092029 t fired, .

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 255/370 21/32 DLCround-PT-09a-CTLFireability-08 4929581 m, 19794 m/sec, 116430841 t fired, .

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 260/370 21/32 DLCround-PT-09a-CTLFireability-08 5019193 m, 17922 m/sec, 119578798 t fired, .

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 265/370 22/32 DLCround-PT-09a-CTLFireability-08 5127627 m, 21686 m/sec, 123179858 t fired, .

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 270/370 22/32 DLCround-PT-09a-CTLFireability-08 5229457 m, 20366 m/sec, 126595533 t fired, .

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 275/370 23/32 DLCround-PT-09a-CTLFireability-08 5326034 m, 19315 m/sec, 129898483 t fired, .

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 280/370 23/32 DLCround-PT-09a-CTLFireability-08 5418737 m, 18540 m/sec, 133117282 t fired, .

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 285/370 23/32 DLCround-PT-09a-CTLFireability-08 5509531 m, 18158 m/sec, 136302737 t fired, .

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 290/370 24/32 DLCround-PT-09a-CTLFireability-08 5602257 m, 18545 m/sec, 139524013 t fired, .

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 295/370 24/32 DLCround-PT-09a-CTLFireability-08 5694111 m, 18370 m/sec, 142685036 t fired, .

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 300/370 25/32 DLCround-PT-09a-CTLFireability-08 5794663 m, 20110 m/sec, 146089843 t fired, .

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 305/370 25/32 DLCround-PT-09a-CTLFireability-08 5888556 m, 18778 m/sec, 149354519 t fired, .

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 310/370 25/32 DLCround-PT-09a-CTLFireability-08 5977219 m, 17732 m/sec, 152457261 t fired, .

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 315/370 26/32 DLCround-PT-09a-CTLFireability-08 6063028 m, 17161 m/sec, 155520267 t fired, .

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 320/370 26/32 DLCround-PT-09a-CTLFireability-08 6160589 m, 19512 m/sec, 158525981 t fired, .

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 325/370 27/32 DLCround-PT-09a-CTLFireability-08 6270152 m, 21912 m/sec, 161729095 t fired, .

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 330/370 27/32 DLCround-PT-09a-CTLFireability-08 6375276 m, 21024 m/sec, 165067763 t fired, .

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 335/370 27/32 DLCround-PT-09a-CTLFireability-08 6477737 m, 20492 m/sec, 168487491 t fired, .

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 340/370 28/32 DLCround-PT-09a-CTLFireability-08 6562695 m, 16991 m/sec, 171498330 t fired, .

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 345/370 28/32 DLCround-PT-09a-CTLFireability-08 6654178 m, 18296 m/sec, 174646751 t fired, .

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 350/370 29/32 DLCround-PT-09a-CTLFireability-08 6739592 m, 17082 m/sec, 177682120 t fired, .

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 355/370 29/32 DLCround-PT-09a-CTLFireability-08 6820977 m, 16277 m/sec, 180619776 t fired, .

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 360/370 29/32 DLCround-PT-09a-CTLFireability-08 6906970 m, 17198 m/sec, 183669973 t fired, .

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 365/370 30/32 DLCround-PT-09a-CTLFireability-08 6991786 m, 16963 m/sec, 186691963 t fired, .

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 370/370 30/32 DLCround-PT-09a-CTLFireability-08 7074442 m, 16531 m/sec, 189670778 t fired, .

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for DLCround-PT-09a-CTLFireability-08 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 1 0 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 0 0 1 1 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 30 (type EXCL) for 21 DLCround-PT-09a-CTLFireability-07
lola: time limit : 370 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 33 (type EXCL) for 32 DLCround-PT-09a-CTLFireability-08
lola: time limit : 2960 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/370 1/32 DLCround-PT-09a-CTLFireability-07 196881 m, 39376 m/sec, 5660723 t fired, .
33 CTL EXCL 5/2960 1/5 DLCround-PT-09a-CTLFireability-08 72125 m, -1400463 m/sec, 1119520 t fired, .

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/370 2/32 DLCround-PT-09a-CTLFireability-07 465329 m, 53689 m/sec, 12166045 t fired, .
33 CTL EXCL 10/328 1/5 DLCround-PT-09a-CTLFireability-08 163280 m, 18231 m/sec, 2646602 t fired, .

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/370 3/32 DLCround-PT-09a-CTLFireability-07 686962 m, 44326 m/sec, 17923028 t fired, .
33 CTL EXCL 15/328 1/5 DLCround-PT-09a-CTLFireability-08 227752 m, 12894 m/sec, 3759026 t fired, .

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/370 4/32 DLCround-PT-09a-CTLFireability-07 947680 m, 52143 m/sec, 24170365 t fired, .
33 CTL EXCL 20/328 2/5 DLCround-PT-09a-CTLFireability-08 311230 m, 16695 m/sec, 5071824 t fired, .

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/370 5/32 DLCround-PT-09a-CTLFireability-07 1181726 m, 46809 m/sec, 29587664 t fired, .
33 CTL EXCL 25/328 2/5 DLCround-PT-09a-CTLFireability-08 396928 m, 17139 m/sec, 6480912 t fired, .

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 30/370 6/32 DLCround-PT-09a-CTLFireability-07 1408052 m, 45265 m/sec, 34790453 t fired, .
33 CTL EXCL 30/328 2/5 DLCround-PT-09a-CTLFireability-08 458238 m, 12262 m/sec, 7532139 t fired, .

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 35/370 7/32 DLCround-PT-09a-CTLFireability-07 1636286 m, 45646 m/sec, 39755012 t fired, .
33 CTL EXCL 35/328 3/5 DLCround-PT-09a-CTLFireability-08 529210 m, 14194 m/sec, 8768767 t fired, .

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 40/370 8/32 DLCround-PT-09a-CTLFireability-07 1871651 m, 47073 m/sec, 45327049 t fired, .
33 CTL EXCL 40/328 3/5 DLCround-PT-09a-CTLFireability-08 603715 m, 14901 m/sec, 10101734 t fired, .

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 45/370 9/32 DLCround-PT-09a-CTLFireability-07 2120463 m, 49762 m/sec, 50838083 t fired, .
33 CTL EXCL 45/328 3/5 DLCround-PT-09a-CTLFireability-08 671079 m, 13472 m/sec, 11252435 t fired, .

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 50/370 10/32 DLCround-PT-09a-CTLFireability-07 2364453 m, 48798 m/sec, 56868606 t fired, .
33 CTL EXCL 51/328 4/5 DLCround-PT-09a-CTLFireability-08 739585 m, 13701 m/sec, 12442588 t fired, .

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 56/370 11/32 DLCround-PT-09a-CTLFireability-07 2641584 m, 55426 m/sec, 62920959 t fired, .
33 CTL EXCL 56/328 4/5 DLCround-PT-09a-CTLFireability-08 816553 m, 15393 m/sec, 13744327 t fired, .

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 61/370 12/32 DLCround-PT-09a-CTLFireability-07 2887248 m, 49132 m/sec, 68607083 t fired, .
33 CTL EXCL 61/328 4/5 DLCround-PT-09a-CTLFireability-08 880774 m, 12844 m/sec, 14897404 t fired, .

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 66/370 14/32 DLCround-PT-09a-CTLFireability-07 3198171 m, 62184 m/sec, 75372817 t fired, .
33 CTL EXCL 66/328 4/5 DLCround-PT-09a-CTLFireability-08 956890 m, 15223 m/sec, 16204991 t fired, .

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 71/370 15/32 DLCround-PT-09a-CTLFireability-07 3464562 m, 53278 m/sec, 82051482 t fired, .
33 CTL EXCL 71/328 5/5 DLCround-PT-09a-CTLFireability-08 1027519 m, 14125 m/sec, 17361783 t fired, .

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 76/370 16/32 DLCround-PT-09a-CTLFireability-07 3737135 m, 54514 m/sec, 88448706 t fired, .
33 CTL EXCL 76/328 5/5 DLCround-PT-09a-CTLFireability-08 1111908 m, 16877 m/sec, 18705409 t fired, .

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 83/370 16/32 DLCround-PT-09a-CTLFireability-07 3752527 m, 3078 m/sec, 89163561 t fired, .
33 CTL EXCL 83/328 5/5 DLCround-PT-09a-CTLFireability-08 1119745 m, 1567 m/sec, 18834000 t fired, .

Time elapsed: 723 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-09a-CTLFireability-01: EFEG true state space /EFEG
DLCround-PT-09a-CTLFireability-09: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-09a-CTLFireability-13: CTL false CTL model checker
DLCround-PT-09a-CTLFireability-14: AG false findpath
DLCround-PT-09a-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-09a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-09a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-09a-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
DLCround-PT-09a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-09a-CTLFireability-11: DISJ 0 1 0 0 2 0 1 0
DLCround-PT-09a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 374 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-09a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-09a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477200714"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-09a.tgz
mv DLCround-PT-09a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;