About the Execution of LoLA for DLCround-PT-08b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16220.163 | 668933.00 | 656341.00 | 18860.90 | ?F???F??F??T??T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477200706.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-08b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477200706
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 5.8K Feb 25 18:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Feb 25 18:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 18:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 18:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.9K Feb 25 18:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 25 18:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Feb 25 18:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 18:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.1M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-08b-CTLFireability-00
FORMULA_NAME DLCround-PT-08b-CTLFireability-01
FORMULA_NAME DLCround-PT-08b-CTLFireability-02
FORMULA_NAME DLCround-PT-08b-CTLFireability-03
FORMULA_NAME DLCround-PT-08b-CTLFireability-04
FORMULA_NAME DLCround-PT-08b-CTLFireability-05
FORMULA_NAME DLCround-PT-08b-CTLFireability-06
FORMULA_NAME DLCround-PT-08b-CTLFireability-07
FORMULA_NAME DLCround-PT-08b-CTLFireability-08
FORMULA_NAME DLCround-PT-08b-CTLFireability-09
FORMULA_NAME DLCround-PT-08b-CTLFireability-10
FORMULA_NAME DLCround-PT-08b-CTLFireability-11
FORMULA_NAME DLCround-PT-08b-CTLFireability-12
FORMULA_NAME DLCround-PT-08b-CTLFireability-13
FORMULA_NAME DLCround-PT-08b-CTLFireability-14
FORMULA_NAME DLCround-PT-08b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678318037097
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-08b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-08b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCround-PT-08b-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08b-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08b-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-08b-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678318706030
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 0 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 1 0 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 9 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 59 (type EXCL) for 50 DLCround-PT-08b-CTLFireability-14
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 3/179 1/32 DLCround-PT-08b-CTLFireability-14 120137 m, 24027 m/sec, 671396 t fired, .
Time elapsed: 14 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 8/179 3/32 DLCround-PT-08b-CTLFireability-14 485978 m, 73168 m/sec, 2744385 t fired, .
Time elapsed: 19 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 13/179 4/32 DLCround-PT-08b-CTLFireability-14 846999 m, 72204 m/sec, 4777167 t fired, .
Time elapsed: 24 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 18/179 6/32 DLCround-PT-08b-CTLFireability-14 1207633 m, 72126 m/sec, 6804754 t fired, .
Time elapsed: 29 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 23/179 7/32 DLCround-PT-08b-CTLFireability-14 1563960 m, 71265 m/sec, 8811161 t fired, .
Time elapsed: 34 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 28/179 9/32 DLCround-PT-08b-CTLFireability-14 1915407 m, 70289 m/sec, 10798842 t fired, .
Time elapsed: 39 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 33/179 10/32 DLCround-PT-08b-CTLFireability-14 2272643 m, 71447 m/sec, 12799042 t fired, .
Time elapsed: 44 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 38/179 12/32 DLCround-PT-08b-CTLFireability-14 2633199 m, 72111 m/sec, 14824813 t fired, .
Time elapsed: 49 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 43/179 13/32 DLCround-PT-08b-CTLFireability-14 2992342 m, 71828 m/sec, 16843626 t fired, .
Time elapsed: 54 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 48/179 15/32 DLCround-PT-08b-CTLFireability-14 3366864 m, 74904 m/sec, 18940742 t fired, .
Time elapsed: 59 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 53/179 16/32 DLCround-PT-08b-CTLFireability-14 3726615 m, 71950 m/sec, 20965228 t fired, .
Time elapsed: 64 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 58/179 18/32 DLCround-PT-08b-CTLFireability-14 4088693 m, 72415 m/sec, 22991070 t fired, .
Time elapsed: 69 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 63/179 20/32 DLCround-PT-08b-CTLFireability-14 4458044 m, 73870 m/sec, 25059511 t fired, .
Time elapsed: 74 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 68/179 21/32 DLCround-PT-08b-CTLFireability-14 4828775 m, 74146 m/sec, 27140890 t fired, .
Time elapsed: 79 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 73/179 23/32 DLCround-PT-08b-CTLFireability-14 5195368 m, 73318 m/sec, 29199806 t fired, .
Time elapsed: 84 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 78/179 25/32 DLCround-PT-08b-CTLFireability-14 5552980 m, 71522 m/sec, 31217116 t fired, .
Time elapsed: 89 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 83/179 26/32 DLCround-PT-08b-CTLFireability-14 5912569 m, 71917 m/sec, 33239140 t fired, .
Time elapsed: 94 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 88/179 28/32 DLCround-PT-08b-CTLFireability-14 6265728 m, 70631 m/sec, 35235179 t fired, .
Time elapsed: 99 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 93/179 29/32 DLCround-PT-08b-CTLFireability-14 6621443 m, 71143 m/sec, 37234403 t fired, .
Time elapsed: 104 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 98/179 31/32 DLCround-PT-08b-CTLFireability-14 6976341 m, 70979 m/sec, 39225210 t fired, .
Time elapsed: 109 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 1 0 3 0 0 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 103/179 32/32 DLCround-PT-08b-CTLFireability-14 7335646 m, 71861 m/sec, 41250281 t fired, .
Time elapsed: 114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 59 (type EXCL) for DLCround-PT-08b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL) for 61 DLCround-PT-08b-CTLFireability-15
lola: time limit : 183 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 5/183 4/32 DLCround-PT-08b-CTLFireability-15 301860 m, 60372 m/sec, 354384 t fired, .
Time elapsed: 124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 10/183 7/32 DLCround-PT-08b-CTLFireability-15 606739 m, 60975 m/sec, 716180 t fired, .
Time elapsed: 129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 15/183 10/32 DLCround-PT-08b-CTLFireability-15 900160 m, 58684 m/sec, 1060916 t fired, .
Time elapsed: 134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 20/183 13/32 DLCround-PT-08b-CTLFireability-15 1185190 m, 57006 m/sec, 1397381 t fired, .
Time elapsed: 139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 25/183 16/32 DLCround-PT-08b-CTLFireability-15 1477049 m, 58371 m/sec, 1740418 t fired, .
Time elapsed: 144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 30/183 19/32 DLCround-PT-08b-CTLFireability-15 1758613 m, 56312 m/sec, 2071323 t fired, .
Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 35/183 22/32 DLCround-PT-08b-CTLFireability-15 2043552 m, 56987 m/sec, 2406292 t fired, .
Time elapsed: 154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 40/183 26/32 DLCround-PT-08b-CTLFireability-15 2326286 m, 56546 m/sec, 2737536 t fired, .
Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 45/183 29/32 DLCround-PT-08b-CTLFireability-15 2610139 m, 56770 m/sec, 3070828 t fired, .
Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 50/183 32/32 DLCround-PT-08b-CTLFireability-15 2894708 m, 56913 m/sec, 3406202 t fired, .
Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL) for DLCround-PT-08b-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 2 0 0 3 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 53 (type EXCL) for 50 DLCround-PT-08b-CTLFireability-14
lola: time limit : 190 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for DLCround-PT-08b-CTLFireability-14
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 DLCround-PT-08b-CTLFireability-13
lola: time limit : 201 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/201 4/32 DLCround-PT-08b-CTLFireability-13 280698 m, 56139 m/sec, 605841 t fired, .
Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/201 8/32 DLCround-PT-08b-CTLFireability-13 546637 m, 53187 m/sec, 1188253 t fired, .
Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/201 11/32 DLCround-PT-08b-CTLFireability-13 807076 m, 52087 m/sec, 1761062 t fired, .
Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/201 15/32 DLCround-PT-08b-CTLFireability-13 1064857 m, 51556 m/sec, 2331797 t fired, .
Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/201 18/32 DLCround-PT-08b-CTLFireability-13 1322556 m, 51539 m/sec, 2899490 t fired, .
Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/201 21/32 DLCround-PT-08b-CTLFireability-13 1576336 m, 50756 m/sec, 3465077 t fired, .
Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/201 25/32 DLCround-PT-08b-CTLFireability-13 1830323 m, 50797 m/sec, 4031615 t fired, .
Time elapsed: 209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/201 28/32 DLCround-PT-08b-CTLFireability-13 2084168 m, 50769 m/sec, 4597762 t fired, .
Time elapsed: 214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 45/201 31/32 DLCround-PT-08b-CTLFireability-13 2335844 m, 50335 m/sec, 5159269 t fired, .
Time elapsed: 219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for DLCround-PT-08b-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 DLCround-PT-08b-CTLFireability-12
lola: time limit : 211 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/211 2/32 DLCround-PT-08b-CTLFireability-12 154224 m, 30844 m/sec, 612630 t fired, .
Time elapsed: 229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/211 4/32 DLCround-PT-08b-CTLFireability-12 313010 m, 31757 m/sec, 1223734 t fired, .
Time elapsed: 234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/211 5/32 DLCround-PT-08b-CTLFireability-12 470696 m, 31537 m/sec, 1827932 t fired, .
Time elapsed: 239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/211 7/32 DLCround-PT-08b-CTLFireability-12 620265 m, 29913 m/sec, 2433041 t fired, .
Time elapsed: 244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/211 9/32 DLCround-PT-08b-CTLFireability-12 801497 m, 36246 m/sec, 3033454 t fired, .
Time elapsed: 249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/211 10/32 DLCround-PT-08b-CTLFireability-12 955702 m, 30841 m/sec, 3642230 t fired, .
Time elapsed: 254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/211 12/32 DLCround-PT-08b-CTLFireability-12 1121580 m, 33175 m/sec, 4253665 t fired, .
Time elapsed: 259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/211 13/32 DLCround-PT-08b-CTLFireability-12 1285273 m, 32738 m/sec, 4864158 t fired, .
Time elapsed: 264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/211 15/32 DLCround-PT-08b-CTLFireability-12 1454486 m, 33842 m/sec, 5465112 t fired, .
Time elapsed: 269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/211 16/32 DLCround-PT-08b-CTLFireability-12 1594790 m, 28060 m/sec, 6059111 t fired, .
Time elapsed: 274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 55/211 18/32 DLCround-PT-08b-CTLFireability-12 1768513 m, 34744 m/sec, 6648685 t fired, .
Time elapsed: 279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 60/211 20/32 DLCround-PT-08b-CTLFireability-12 1916864 m, 29670 m/sec, 7238626 t fired, .
Time elapsed: 284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 65/211 21/32 DLCround-PT-08b-CTLFireability-12 2077280 m, 32083 m/sec, 7830572 t fired, .
Time elapsed: 289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 70/211 23/32 DLCround-PT-08b-CTLFireability-12 2250704 m, 34684 m/sec, 8419035 t fired, .
Time elapsed: 294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 75/211 25/32 DLCround-PT-08b-CTLFireability-12 2403582 m, 30575 m/sec, 9003624 t fired, .
Time elapsed: 299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 80/211 26/32 DLCround-PT-08b-CTLFireability-12 2557883 m, 30860 m/sec, 9588391 t fired, .
Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 85/211 28/32 DLCround-PT-08b-CTLFireability-12 2691785 m, 26780 m/sec, 10171731 t fired, .
Time elapsed: 309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 90/211 29/32 DLCround-PT-08b-CTLFireability-12 2831017 m, 27846 m/sec, 10751957 t fired, .
Time elapsed: 314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 95/211 31/32 DLCround-PT-08b-CTLFireability-12 2996829 m, 33162 m/sec, 11338817 t fired, .
Time elapsed: 319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for DLCround-PT-08b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 DLCround-PT-08b-CTLFireability-11
lola: time limit : 218 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for DLCround-PT-08b-CTLFireability-11
lola: result : true
lola: markings : 773
lola: fired transitions : 773
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 DLCround-PT-08b-CTLFireability-10
lola: time limit : 234 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/234 6/32 DLCround-PT-08b-CTLFireability-10 434838 m, 86967 m/sec, 508111 t fired, .
Time elapsed: 329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/234 12/32 DLCround-PT-08b-CTLFireability-10 846608 m, 82354 m/sec, 1001549 t fired, .
Time elapsed: 334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/234 17/32 DLCround-PT-08b-CTLFireability-10 1254460 m, 81570 m/sec, 1494324 t fired, .
Time elapsed: 339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/234 22/32 DLCround-PT-08b-CTLFireability-10 1653527 m, 79813 m/sec, 1983340 t fired, .
Time elapsed: 344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/234 27/32 DLCround-PT-08b-CTLFireability-10 2048713 m, 79037 m/sec, 2469377 t fired, .
Time elapsed: 349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/234 32/32 DLCround-PT-08b-CTLFireability-10 2441316 m, 78520 m/sec, 2951677 t fired, .
Time elapsed: 354 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for DLCround-PT-08b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 359 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 35 DLCround-PT-08b-CTLFireability-09
lola: time limit : 249 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/249 7/32 DLCround-PT-08b-CTLFireability-09 564851 m, 112970 m/sec, 574581 t fired, .
Time elapsed: 364 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/249 13/32 DLCround-PT-08b-CTLFireability-09 1133703 m, 113770 m/sec, 1153614 t fired, .
Time elapsed: 369 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/249 18/32 DLCround-PT-08b-CTLFireability-09 1705602 m, 114379 m/sec, 1735721 t fired, .
Time elapsed: 374 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/249 23/32 DLCround-PT-08b-CTLFireability-09 2281409 m, 115161 m/sec, 2321854 t fired, .
Time elapsed: 379 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 25/249 28/32 DLCround-PT-08b-CTLFireability-09 2846481 m, 113014 m/sec, 2897001 t fired, .
Time elapsed: 384 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for DLCround-PT-08b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 389 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 DLCround-PT-08b-CTLFireability-08
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for DLCround-PT-08b-CTLFireability-08
lola: result : false
lola: markings : 466
lola: fired transitions : 1004
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 DLCround-PT-08b-CTLFireability-07
lola: time limit : 291 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/291 7/32 DLCround-PT-08b-CTLFireability-07 447526 m, 89505 m/sec, 523152 t fired, .
Time elapsed: 394 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/291 12/32 DLCround-PT-08b-CTLFireability-07 877587 m, 86012 m/sec, 1039272 t fired, .
Time elapsed: 399 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/291 18/32 DLCround-PT-08b-CTLFireability-07 1291069 m, 82696 m/sec, 1538862 t fired, .
Time elapsed: 404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/291 23/32 DLCround-PT-08b-CTLFireability-07 1691027 m, 79991 m/sec, 2029709 t fired, .
Time elapsed: 409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/291 28/32 DLCround-PT-08b-CTLFireability-07 2088557 m, 79506 m/sec, 2519013 t fired, .
Time elapsed: 414 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for DLCround-PT-08b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 419 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 DLCround-PT-08b-CTLFireability-06
lola: time limit : 318 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/318 7/32 DLCround-PT-08b-CTLFireability-06 456196 m, 91239 m/sec, 532767 t fired, .
Time elapsed: 424 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/318 12/32 DLCround-PT-08b-CTLFireability-06 885624 m, 85885 m/sec, 1048102 t fired, .
Time elapsed: 429 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 15/318 18/32 DLCround-PT-08b-CTLFireability-06 1304186 m, 83712 m/sec, 1553795 t fired, .
Time elapsed: 434 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 20/318 23/32 DLCround-PT-08b-CTLFireability-06 1716898 m, 82542 m/sec, 2060763 t fired, .
Time elapsed: 439 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 25/318 29/32 DLCround-PT-08b-CTLFireability-06 2132916 m, 83203 m/sec, 2572740 t fired, .
Time elapsed: 444 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for DLCround-PT-08b-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 449 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 24 (type EXCL) for 15 DLCround-PT-08b-CTLFireability-05
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for DLCround-PT-08b-CTLFireability-05
lola: result : false
lola: markings : 51053
lola: fired transitions : 51656
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 DLCround-PT-08b-CTLFireability-05
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for DLCround-PT-08b-CTLFireability-05
lola: result : false
lola: markings : 1126
lola: fired transitions : 1142
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-08b-CTLFireability-04
lola: time limit : 525 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/525 6/32 DLCround-PT-08b-CTLFireability-04 418711 m, 83742 m/sec, 488877 t fired, .
Time elapsed: 454 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 9/525 12/32 DLCround-PT-08b-CTLFireability-04 851083 m, 86474 m/sec, 1006884 t fired, .
Time elapsed: 459 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 14/525 17/32 DLCround-PT-08b-CTLFireability-04 1275583 m, 84900 m/sec, 1519866 t fired, .
Time elapsed: 464 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 19/525 23/32 DLCround-PT-08b-CTLFireability-04 1691507 m, 83184 m/sec, 2030356 t fired, .
Time elapsed: 469 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 24/525 28/32 DLCround-PT-08b-CTLFireability-04 2102221 m, 82142 m/sec, 2536143 t fired, .
Time elapsed: 474 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for DLCround-PT-08b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 479 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-08b-CTLFireability-03
lola: time limit : 624 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/624 3/32 DLCround-PT-08b-CTLFireability-03 242365 m, 48473 m/sec, 626388 t fired, .
Time elapsed: 484 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/624 6/32 DLCround-PT-08b-CTLFireability-03 483646 m, 48256 m/sec, 1249323 t fired, .
Time elapsed: 489 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/624 9/32 DLCround-PT-08b-CTLFireability-03 720774 m, 47425 m/sec, 1864858 t fired, .
Time elapsed: 494 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/624 12/32 DLCround-PT-08b-CTLFireability-03 955501 m, 46945 m/sec, 2474393 t fired, .
Time elapsed: 499 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/624 14/32 DLCround-PT-08b-CTLFireability-03 1189721 m, 46844 m/sec, 3083810 t fired, .
Time elapsed: 504 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/624 17/32 DLCround-PT-08b-CTLFireability-03 1426129 m, 47281 m/sec, 3699243 t fired, .
Time elapsed: 509 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/624 19/32 DLCround-PT-08b-CTLFireability-03 1659334 m, 46641 m/sec, 4306766 t fired, .
Time elapsed: 514 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/624 22/32 DLCround-PT-08b-CTLFireability-03 1890845 m, 46302 m/sec, 4911896 t fired, .
Time elapsed: 519 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/624 25/32 DLCround-PT-08b-CTLFireability-03 2122378 m, 46306 m/sec, 5516665 t fired, .
Time elapsed: 524 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/624 27/32 DLCround-PT-08b-CTLFireability-03 2353735 m, 46271 m/sec, 6120204 t fired, .
Time elapsed: 529 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/624 30/32 DLCround-PT-08b-CTLFireability-03 2584874 m, 46227 m/sec, 6721654 t fired, .
Time elapsed: 534 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for DLCround-PT-08b-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 539 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-08b-CTLFireability-02
lola: time limit : 765 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/765 8/32 DLCround-PT-08b-CTLFireability-02 588302 m, 117660 m/sec, 601707 t fired, .
Time elapsed: 544 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/765 13/32 DLCround-PT-08b-CTLFireability-02 1183241 m, 118987 m/sec, 1210588 t fired, .
Time elapsed: 549 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/765 18/32 DLCround-PT-08b-CTLFireability-02 1764668 m, 116285 m/sec, 1805667 t fired, .
Time elapsed: 554 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/765 24/32 DLCround-PT-08b-CTLFireability-02 2331595 m, 113385 m/sec, 2386009 t fired, .
Time elapsed: 559 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/765 29/32 DLCround-PT-08b-CTLFireability-02 2901052 m, 113891 m/sec, 2968871 t fired, .
Time elapsed: 564 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DLCround-PT-08b-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-14: CONJ 0 1 0 0 4 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 569 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-08b-CTLFireability-01
lola: time limit : 1010 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCround-PT-08b-CTLFireability-01
lola: result : false
lola: markings : 475
lola: fired transitions : 529
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 50 DLCround-PT-08b-CTLFireability-14
lola: time limit : 1515 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for DLCround-PT-08b-CTLFireability-14
lola: result : true
lola: markings : 26
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-08b-CTLFireability-00
lola: time limit : 3031 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3031 2/32 DLCround-PT-08b-CTLFireability-00 441394 m, 88278 m/sec, 2036193 t fired, .
Time elapsed: 574 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3031 4/32 DLCround-PT-08b-CTLFireability-00 870085 m, 85738 m/sec, 4015500 t fired, .
Time elapsed: 579 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3031 6/32 DLCround-PT-08b-CTLFireability-00 1294236 m, 84830 m/sec, 5972045 t fired, .
Time elapsed: 584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/3031 8/32 DLCround-PT-08b-CTLFireability-00 1699897 m, 81132 m/sec, 7843334 t fired, .
Time elapsed: 589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/3031 9/32 DLCround-PT-08b-CTLFireability-00 1899555 m, 39931 m/sec, 8757352 t fired, .
Time elapsed: 594 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/3031 10/32 DLCround-PT-08b-CTLFireability-00 2172065 m, 54502 m/sec, 10018649 t fired, .
Time elapsed: 599 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/3031 11/32 DLCround-PT-08b-CTLFireability-00 2400898 m, 45766 m/sec, 11074763 t fired, .
Time elapsed: 604 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/3031 12/32 DLCround-PT-08b-CTLFireability-00 2679535 m, 55727 m/sec, 12361201 t fired, .
Time elapsed: 609 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 46/3031 13/32 DLCround-PT-08b-CTLFireability-00 3002774 m, 64647 m/sec, 13857765 t fired, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 51/3031 15/32 DLCround-PT-08b-CTLFireability-00 3350323 m, 69509 m/sec, 15458343 t fired, .
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 56/3031 16/32 DLCround-PT-08b-CTLFireability-00 3622657 m, 54466 m/sec, 16714139 t fired, .
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 61/3031 18/32 DLCround-PT-08b-CTLFireability-00 3964115 m, 68291 m/sec, 18287919 t fired, .
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 66/3031 19/32 DLCround-PT-08b-CTLFireability-00 4301417 m, 67460 m/sec, 19844928 t fired, .
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 71/3031 20/32 DLCround-PT-08b-CTLFireability-00 4541248 m, 47966 m/sec, 20955738 t fired, .
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 76/3031 22/32 DLCround-PT-08b-CTLFireability-00 4904672 m, 72684 m/sec, 22657707 t fired, .
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 81/3031 23/32 DLCround-PT-08b-CTLFireability-00 5162508 m, 51567 m/sec, 23867199 t fired, .
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 86/3031 24/32 DLCround-PT-08b-CTLFireability-00 5471862 m, 61870 m/sec, 25292002 t fired, .
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 91/3031 25/32 DLCround-PT-08b-CTLFireability-00 5776127 m, 60853 m/sec, 26702007 t fired, .
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-08b-CTLFireability-01: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-05: DISJ false DISJ
DLCround-PT-08b-CTLFireability-08: CTL false CTL model checker
DLCround-PT-08b-CTLFireability-11: CTL true CTL model checker
DLCround-PT-08b-CTLFireability-14: CONJ true CONJ
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-08b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-08b-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
DLCround-PT-08b-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 96/3031 27/32 DLCround-PT-08b-CTLFireability-00 6054703 m, 55715 m/sec, 27991378 t fired, .
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 375 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-08b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-08b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477200706"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-08b.tgz
mv DLCround-PT-08b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;