fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r102-tall-167814477200691
Last Updated
May 14, 2023

About the Execution of LoLA for DLCround-PT-07b

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2984.756 124980.00 124648.00 552.10 FFFFFF?FFFTT???F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477200691.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-07b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477200691
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 7.4K Feb 25 18:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 25 18:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 25 18:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 18:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.3K Feb 25 18:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 18:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 18:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 25 18:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 963K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-07b-LTLCardinality-00
FORMULA_NAME DLCround-PT-07b-LTLCardinality-01
FORMULA_NAME DLCround-PT-07b-LTLCardinality-02
FORMULA_NAME DLCround-PT-07b-LTLCardinality-03
FORMULA_NAME DLCround-PT-07b-LTLCardinality-04
FORMULA_NAME DLCround-PT-07b-LTLCardinality-05
FORMULA_NAME DLCround-PT-07b-LTLCardinality-06
FORMULA_NAME DLCround-PT-07b-LTLCardinality-07
FORMULA_NAME DLCround-PT-07b-LTLCardinality-08
FORMULA_NAME DLCround-PT-07b-LTLCardinality-09
FORMULA_NAME DLCround-PT-07b-LTLCardinality-10
FORMULA_NAME DLCround-PT-07b-LTLCardinality-11
FORMULA_NAME DLCround-PT-07b-LTLCardinality-12
FORMULA_NAME DLCround-PT-07b-LTLCardinality-13
FORMULA_NAME DLCround-PT-07b-LTLCardinality-14
FORMULA_NAME DLCround-PT-07b-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678317018942

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-07b
Not applying reductions.
Model is PT
LTLCardinality PT
starting LoLA
BK_INPUT DLCround-PT-07b
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLCardinality

FORMULA DLCround-PT-07b-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678317143922

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 55 (type EXCL) for 6 DLCround-PT-07b-LTLCardinality-02
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 53 (type FNDP) for 6 DLCround-PT-07b-LTLCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 6 DLCround-PT-07b-LTLCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SRCH) for 6 DLCround-PT-07b-LTLCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 55 (type EXCL) for DLCround-PT-07b-LTLCardinality-02
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 53 (type FNDP) for DLCround-PT-07b-LTLCardinality-02 (obsolete)
lola: CANCELED task # 54 (type EQUN) for DLCround-PT-07b-LTLCardinality-02 (obsolete)
lola: CANCELED task # 56 (type SRCH) for DLCround-PT-07b-LTLCardinality-02 (obsolete)
lola: FINISHED task # 54 (type EQUN) for DLCround-PT-07b-LTLCardinality-02
lola: result : unknown
lola: FINISHED task # 53 (type FNDP) for DLCround-PT-07b-LTLCardinality-02
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-07b-LTLCardinality-07
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for DLCround-PT-07b-LTLCardinality-07
lola: result : false
lola: markings : 123
lola: fired transitions : 124
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-07b-LTLCardinality-01
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCround-PT-07b-LTLCardinality-01
lola: result : false
lola: markings : 47
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-07b-LTLCardinality-03
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCround-PT-07b-LTLCardinality-03
lola: result : false
lola: markings : 122
lola: fired transitions : 122
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 15 (type EXCL) for 12 DLCround-PT-07b-LTLCardinality-04
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for DLCround-PT-07b-LTLCardinality-04
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-07b-LTLCardinality-08
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for DLCround-PT-07b-LTLCardinality-08
lola: result : false
lola: markings : 128
lola: fired transitions : 129
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-07b-LTLCardinality-00
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCround-PT-07b-LTLCardinality-00
lola: result : false
lola: markings : 109
lola: fired transitions : 109
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-07b-LTLCardinality-09
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DLCround-PT-07b-LTLCardinality-09
lola: result : false
lola: markings : 109
lola: fired transitions : 109
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 DLCround-PT-07b-LTLCardinality-05
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DLCround-PT-07b-LTLCardinality-05
lola: result : false
lola: markings : 194
lola: fired transitions : 195
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 12 DLCround-PT-07b-LTLCardinality-04
lola: time limit : 448 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for DLCround-PT-07b-LTLCardinality-04
lola: result : false
lola: markings : 109
lola: fired transitions : 109
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 DLCround-PT-07b-LTLCardinality-10
lola: time limit : 512 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DLCround-PT-07b-LTLCardinality-10
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 DLCround-PT-07b-LTLCardinality-13
lola: time limit : 598 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 0/598 1/32 DLCround-PT-07b-LTLCardinality-13 59076 m, 11815 m/sec, 79650 t fired, .

Time elapsed: 10 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 5/598 5/32 DLCround-PT-07b-LTLCardinality-13 472931 m, 82771 m/sec, 639423 t fired, .

Time elapsed: 15 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 10/598 9/32 DLCround-PT-07b-LTLCardinality-13 881994 m, 81812 m/sec, 1192547 t fired, .

Time elapsed: 20 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 15/598 13/32 DLCround-PT-07b-LTLCardinality-13 1285816 m, 80764 m/sec, 1751450 t fired, .

Time elapsed: 25 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 20/598 17/32 DLCround-PT-07b-LTLCardinality-13 1683727 m, 79582 m/sec, 2307537 t fired, .

Time elapsed: 30 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 25/598 21/32 DLCround-PT-07b-LTLCardinality-13 2099140 m, 83082 m/sec, 2873580 t fired, .

Time elapsed: 35 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 30/598 25/32 DLCround-PT-07b-LTLCardinality-13 2529259 m, 86023 m/sec, 3464967 t fired, .

Time elapsed: 40 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 LTL EXCL 35/598 29/32 DLCround-PT-07b-LTLCardinality-13 2949957 m, 84139 m/sec, 4052335 t fired, .

Time elapsed: 45 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for DLCround-PT-07b-LTLCardinality-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 DLCround-PT-07b-LTLCardinality-15
lola: time limit : 710 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for DLCround-PT-07b-LTLCardinality-15
lola: result : false
lola: markings : 109
lola: fired transitions : 109
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 DLCround-PT-07b-LTLCardinality-14
lola: time limit : 887 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 LTL EXCL 5/887 9/32 DLCround-PT-07b-LTLCardinality-14 502148 m, 100429 m/sec, 541345 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 LTL EXCL 10/887 16/32 DLCround-PT-07b-LTLCardinality-14 995701 m, 98710 m/sec, 1074582 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 LTL EXCL 15/887 23/32 DLCround-PT-07b-LTLCardinality-14 1462466 m, 93353 m/sec, 1578712 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 LTL EXCL 20/887 30/32 DLCround-PT-07b-LTLCardinality-14 1930583 m, 93623 m/sec, 2084288 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for DLCround-PT-07b-LTLCardinality-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 DLCround-PT-07b-LTLCardinality-12
lola: time limit : 1175 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 5/1175 8/32 DLCround-PT-07b-LTLCardinality-12 488032 m, 97606 m/sec, 526064 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 10/1175 16/32 DLCround-PT-07b-LTLCardinality-12 968825 m, 96158 m/sec, 1045209 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 15/1175 22/32 DLCround-PT-07b-LTLCardinality-12 1444702 m, 95175 m/sec, 1559642 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 LTL EXCL 20/1175 29/32 DLCround-PT-07b-LTLCardinality-12 1922418 m, 95543 m/sec, 2075404 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-07b-LTLCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-07b-LTLCardinality-11
lola: time limit : 1750 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for DLCround-PT-07b-LTLCardinality-11
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 DLCround-PT-07b-LTLCardinality-06
lola: time limit : 3500 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-11: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 5/3500 8/32 DLCround-PT-07b-LTLCardinality-06 484565 m, 96913 m/sec, 522398 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-11: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 10/3500 15/32 DLCround-PT-07b-LTLCardinality-06 961111 m, 95309 m/sec, 1036988 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-11: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 15/3500 22/32 DLCround-PT-07b-LTLCardinality-06 1432889 m, 94355 m/sec, 1546950 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-11: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 20/3500 29/32 DLCround-PT-07b-LTLCardinality-06 1907379 m, 94898 m/sec, 2059219 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for DLCround-PT-07b-LTLCardinality-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-11: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-12: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-LTLCardinality-00: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-01: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-02: AG false state space
DLCround-PT-07b-LTLCardinality-03: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-04: CONJ false LTL model checker
DLCround-PT-07b-LTLCardinality-05: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-06: LTL unknown AGGR
DLCround-PT-07b-LTLCardinality-07: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-08: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-09: LTL false LTL model checker
DLCround-PT-07b-LTLCardinality-10: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-11: LTL true LTL model checker
DLCround-PT-07b-LTLCardinality-12: LTL unknown AGGR
DLCround-PT-07b-LTLCardinality-13: LTL unknown AGGR
DLCround-PT-07b-LTLCardinality-14: LTL unknown AGGR
DLCround-PT-07b-LTLCardinality-15: LTL false LTL model checker


Time elapsed: 125 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-07b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-07b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477200691"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-07b.tgz
mv DLCround-PT-07b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;