About the Execution of LoLA for DLCround-PT-07b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13215.979 | 334644.00 | 324991.00 | 946.00 | ??FTT?T???TF?F?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477200690.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-07b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477200690
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 7.4K Feb 25 18:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 25 18:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 25 18:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 18:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.3K Feb 25 18:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 18:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 18:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 25 18:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 963K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-07b-CTLFireability-00
FORMULA_NAME DLCround-PT-07b-CTLFireability-01
FORMULA_NAME DLCround-PT-07b-CTLFireability-02
FORMULA_NAME DLCround-PT-07b-CTLFireability-03
FORMULA_NAME DLCround-PT-07b-CTLFireability-04
FORMULA_NAME DLCround-PT-07b-CTLFireability-05
FORMULA_NAME DLCround-PT-07b-CTLFireability-06
FORMULA_NAME DLCround-PT-07b-CTLFireability-07
FORMULA_NAME DLCround-PT-07b-CTLFireability-08
FORMULA_NAME DLCround-PT-07b-CTLFireability-09
FORMULA_NAME DLCround-PT-07b-CTLFireability-10
FORMULA_NAME DLCround-PT-07b-CTLFireability-11
FORMULA_NAME DLCround-PT-07b-CTLFireability-12
FORMULA_NAME DLCround-PT-07b-CTLFireability-13
FORMULA_NAME DLCround-PT-07b-CTLFireability-14
FORMULA_NAME DLCround-PT-07b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678316870008
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-07b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-07b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DLCround-PT-07b-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-07b-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678317204652
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-07b-CTLFireability-02
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 7 (type EXCL) for DLCround-PT-07b-CTLFireability-02
lola: result : false
lola: markings : 25
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 60 (type EXCL) for 59 DLCround-PT-07b-CTLFireability-13
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 1 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-13: AFAG 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 2/179 1/32 DLCround-PT-07b-CTLFireability-13 73493 m, 14698 m/sec, 145158 t fired, .
Time elapsed: 8 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-13: AFAG 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 7/179 6/32 DLCround-PT-07b-CTLFireability-13 867918 m, 158885 m/sec, 1759423 t fired, .
Time elapsed: 13 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-13: AFAG 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 CTL EXCL 12/179 11/32 DLCround-PT-07b-CTLFireability-13 1789746 m, 184365 m/sec, 3618636 t fired, .
Time elapsed: 18 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 60 (type EXCL) for DLCround-PT-07b-CTLFireability-13
lola: result : false
lola: markings : 1843833
lola: fired transitions : 3730728
lola: time used : 13.000000
lola: memory pages used : 11
lola: LAUNCH task # 63 (type EXCL) for 62 DLCround-PT-07b-CTLFireability-14
lola: time limit : 188 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 4/188 3/32 DLCround-PT-07b-CTLFireability-14 201503 m, 40300 m/sec, 418922 t fired, .
Time elapsed: 23 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 9/188 7/32 DLCround-PT-07b-CTLFireability-14 434364 m, 46572 m/sec, 902795 t fired, .
Time elapsed: 28 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 14/188 10/32 DLCround-PT-07b-CTLFireability-14 668157 m, 46758 m/sec, 1388832 t fired, .
Time elapsed: 33 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 19/188 12/32 DLCround-PT-07b-CTLFireability-14 900889 m, 46546 m/sec, 1872982 t fired, .
Time elapsed: 38 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 24/188 15/32 DLCround-PT-07b-CTLFireability-14 1133637 m, 46549 m/sec, 2357216 t fired, .
Time elapsed: 43 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 29/188 18/32 DLCround-PT-07b-CTLFireability-14 1365379 m, 46348 m/sec, 2839312 t fired, .
Time elapsed: 48 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 34/188 21/32 DLCround-PT-07b-CTLFireability-14 1598331 m, 46590 m/sec, 3323817 t fired, .
Time elapsed: 53 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 39/188 24/32 DLCround-PT-07b-CTLFireability-14 1829764 m, 46286 m/sec, 3805134 t fired, .
Time elapsed: 58 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 44/188 27/32 DLCround-PT-07b-CTLFireability-14 2063254 m, 46698 m/sec, 4290577 t fired, .
Time elapsed: 63 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 49/188 30/32 DLCround-PT-07b-CTLFireability-14 2295381 m, 46425 m/sec, 4773545 t fired, .
Time elapsed: 68 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 63 (type EXCL) for DLCround-PT-07b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 57 (type EXCL) for 56 DLCround-PT-07b-CTLFireability-12
lola: time limit : 195 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 5/195 8/32 DLCround-PT-07b-CTLFireability-12 556528 m, 111305 m/sec, 612785 t fired, .
Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 10/195 15/32 DLCround-PT-07b-CTLFireability-12 1090573 m, 106809 m/sec, 1202208 t fired, .
Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 15/195 21/32 DLCround-PT-07b-CTLFireability-12 1618615 m, 105608 m/sec, 1788742 t fired, .
Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 CTL EXCL 20/195 28/32 DLCround-PT-07b-CTLFireability-12 2150674 m, 106411 m/sec, 2380335 t fired, .
Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 57 (type EXCL) for DLCround-PT-07b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-11: CONJ 0 4 0 0 4 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 41 DLCround-PT-07b-CTLFireability-11
lola: time limit : 206 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for DLCround-PT-07b-CTLFireability-11
lola: result : true
lola: markings : 692
lola: fired transitions : 692
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 41 DLCround-PT-07b-CTLFireability-11
lola: time limit : 218 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for DLCround-PT-07b-CTLFireability-11
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 41 DLCround-PT-07b-CTLFireability-11
lola: time limit : 233 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for DLCround-PT-07b-CTLFireability-11
lola: result : false
lola: markings : 108
lola: fired transitions : 108
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 DLCround-PT-07b-CTLFireability-10
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for DLCround-PT-07b-CTLFireability-10
lola: result : true
lola: markings : 694
lola: fired transitions : 694
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 31 DLCround-PT-07b-CTLFireability-09
lola: time limit : 291 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/291 8/32 DLCround-PT-07b-CTLFireability-09 551571 m, 110314 m/sec, 607227 t fired, .
Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/291 14/32 DLCround-PT-07b-CTLFireability-09 1080426 m, 105771 m/sec, 1190924 t fired, .
Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/291 21/32 DLCround-PT-07b-CTLFireability-09 1605324 m, 104979 m/sec, 1773740 t fired, .
Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/291 28/32 DLCround-PT-07b-CTLFireability-09 2132913 m, 105517 m/sec, 2360771 t fired, .
Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for DLCround-PT-07b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 DLCround-PT-07b-CTLFireability-08
lola: time limit : 316 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/316 8/32 DLCround-PT-07b-CTLFireability-08 554715 m, 110943 m/sec, 610745 t fired, .
Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/316 15/32 DLCround-PT-07b-CTLFireability-08 1088396 m, 106736 m/sec, 1199748 t fired, .
Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 15/316 21/32 DLCround-PT-07b-CTLFireability-08 1614608 m, 105242 m/sec, 1784190 t fired, .
Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 21/316 28/32 DLCround-PT-07b-CTLFireability-08 2138068 m, 104692 m/sec, 2366454 t fired, .
Time elapsed: 144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for DLCround-PT-07b-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-07b-CTLFireability-07
lola: time limit : 345 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/345 6/32 DLCround-PT-07b-CTLFireability-07 395033 m, 79006 m/sec, 426012 t fired, .
Time elapsed: 154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/345 11/32 DLCround-PT-07b-CTLFireability-07 780595 m, 77112 m/sec, 842197 t fired, .
Time elapsed: 159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/345 16/32 DLCround-PT-07b-CTLFireability-07 1173497 m, 78580 m/sec, 1266534 t fired, .
Time elapsed: 164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/345 21/32 DLCround-PT-07b-CTLFireability-07 1566099 m, 78520 m/sec, 1690773 t fired, .
Time elapsed: 169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/345 26/32 DLCround-PT-07b-CTLFireability-07 1958298 m, 78439 m/sec, 2114064 t fired, .
Time elapsed: 174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/345 31/32 DLCround-PT-07b-CTLFireability-07 2349322 m, 78204 m/sec, 2536194 t fired, .
Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for DLCround-PT-07b-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 15 DLCround-PT-07b-CTLFireability-05
lola: time limit : 379 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DLCround-PT-07b-CTLFireability-05
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 DLCround-PT-07b-CTLFireability-05
lola: time limit : 427 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/427 5/32 DLCround-PT-07b-CTLFireability-05 315215 m, 63043 m/sec, 658618 t fired, .
Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/427 9/32 DLCround-PT-07b-CTLFireability-05 620422 m, 61041 m/sec, 1303254 t fired, .
Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 15/427 13/32 DLCround-PT-07b-CTLFireability-05 921657 m, 60247 m/sec, 1937085 t fired, .
Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 20/427 16/32 DLCround-PT-07b-CTLFireability-05 1225386 m, 60745 m/sec, 2575309 t fired, .
Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 25/427 20/32 DLCround-PT-07b-CTLFireability-05 1533291 m, 61581 m/sec, 3225536 t fired, .
Time elapsed: 209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 30/427 24/32 DLCround-PT-07b-CTLFireability-05 1853855 m, 64112 m/sec, 3903189 t fired, .
Time elapsed: 214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 35/427 28/32 DLCround-PT-07b-CTLFireability-05 2173536 m, 63936 m/sec, 4578950 t fired, .
Time elapsed: 219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 1 0 3 0 0 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 40/427 32/32 DLCround-PT-07b-CTLFireability-05 2491575 m, 63607 m/sec, 5251924 t fired, .
Time elapsed: 224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 18 (type EXCL) for DLCround-PT-07b-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 DLCround-PT-07b-CTLFireability-03
lola: time limit : 481 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCround-PT-07b-CTLFireability-03
lola: result : true
lola: markings : 705
lola: fired transitions : 706
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-07b-CTLFireability-00
lola: time limit : 561 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/561 8/32 DLCround-PT-07b-CTLFireability-00 569496 m, 113899 m/sec, 610156 t fired, .
Time elapsed: 234 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/561 15/32 DLCround-PT-07b-CTLFireability-00 1105661 m, 107233 m/sec, 1192674 t fired, .
Time elapsed: 239 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/561 21/32 DLCround-PT-07b-CTLFireability-00 1626261 m, 104120 m/sec, 1762142 t fired, .
Time elapsed: 244 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/561 28/32 DLCround-PT-07b-CTLFireability-00 2236812 m, 122110 m/sec, 2399899 t fired, .
Time elapsed: 249 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for DLCround-PT-07b-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-06: EG 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 254 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 DLCround-PT-07b-CTLFireability-06
lola: time limit : 669 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for DLCround-PT-07b-CTLFireability-06
lola: result : true
lola: markings : 123
lola: fired transitions : 123
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 31 DLCround-PT-07b-CTLFireability-09
lola: time limit : 836 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/836 5/32 DLCround-PT-07b-CTLFireability-09 759187 m, 151837 m/sec, 2297544 t fired, .
Time elapsed: 259 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/836 9/32 DLCround-PT-07b-CTLFireability-09 1502334 m, 148629 m/sec, 4542689 t fired, .
Time elapsed: 264 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/836 13/32 DLCround-PT-07b-CTLFireability-09 2243265 m, 148186 m/sec, 6778250 t fired, .
Time elapsed: 269 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/836 17/32 DLCround-PT-07b-CTLFireability-09 2980716 m, 147490 m/sec, 9022544 t fired, .
Time elapsed: 274 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/836 21/32 DLCround-PT-07b-CTLFireability-09 3706977 m, 145252 m/sec, 11226369 t fired, .
Time elapsed: 279 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/836 25/32 DLCround-PT-07b-CTLFireability-09 4388283 m, 136261 m/sec, 13291825 t fired, .
Time elapsed: 284 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/836 29/32 DLCround-PT-07b-CTLFireability-09 5066540 m, 135651 m/sec, 15345130 t fired, .
Time elapsed: 289 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/836 32/32 DLCround-PT-07b-CTLFireability-09 5744219 m, 135535 m/sec, 17401231 t fired, .
Time elapsed: 294 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for DLCround-PT-07b-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 299 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-07b-CTLFireability-01
lola: time limit : 1100 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1100 6/32 DLCround-PT-07b-CTLFireability-01 916966 m, 183393 m/sec, 1837615 t fired, .
Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1100 10/32 DLCround-PT-07b-CTLFireability-01 1766582 m, 169923 m/sec, 3563684 t fired, .
Time elapsed: 309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/1100 15/32 DLCround-PT-07b-CTLFireability-01 2657600 m, 178203 m/sec, 5372481 t fired, .
Time elapsed: 314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/1100 20/32 DLCround-PT-07b-CTLFireability-01 3497917 m, 168063 m/sec, 7072794 t fired, .
Time elapsed: 319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/1100 25/32 DLCround-PT-07b-CTLFireability-01 4329942 m, 166405 m/sec, 8765418 t fired, .
Time elapsed: 324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/1100 29/32 DLCround-PT-07b-CTLFireability-01 5160752 m, 166162 m/sec, 10433630 t fired, .
Time elapsed: 329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for DLCround-PT-07b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-07b-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCround-PT-07b-CTLFireability-05: CONJ 0 0 0 0 3 0 1 0
DLCround-PT-07b-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
DLCround-PT-07b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DLCround-PT-07b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 65 DLCround-PT-07b-CTLFireability-15
lola: time limit : 1633 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for DLCround-PT-07b-CTLFireability-15
lola: result : false
lola: markings : 23
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DLCround-PT-07b-CTLFireability-04
lola: time limit : 3266 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DLCround-PT-07b-CTLFireability-04
lola: result : true
lola: markings : 19
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-CTLFireability-00: CTL unknown AGGR
DLCround-PT-07b-CTLFireability-01: CTL unknown AGGR
DLCround-PT-07b-CTLFireability-02: CTL false CTL model checker
DLCround-PT-07b-CTLFireability-03: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-04: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-05: CONJ unknown CONJ
DLCround-PT-07b-CTLFireability-06: EG true state space / EG
DLCround-PT-07b-CTLFireability-07: CTL unknown AGGR
DLCround-PT-07b-CTLFireability-08: CTL unknown AGGR
DLCround-PT-07b-CTLFireability-09: CONJ unknown CONJ
DLCround-PT-07b-CTLFireability-10: CTL true CTL model checker
DLCround-PT-07b-CTLFireability-11: CONJ false CTL model checker
DLCround-PT-07b-CTLFireability-12: CTL unknown AGGR
DLCround-PT-07b-CTLFireability-13: AFAG false CTL model checker
DLCround-PT-07b-CTLFireability-14: CTL unknown AGGR
DLCround-PT-07b-CTLFireability-15: CTL false CTL model checker
Time elapsed: 334 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-07b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-07b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477200690"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-07b.tgz
mv DLCround-PT-07b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;