fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r102-tall-167814477100634
Last Updated
May 14, 2023

About the Execution of LoLA for DLCround-PT-04a

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
15955.067 732602.00 724667.00 3631.00 FTFF?????FTFTTFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477100634.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-04a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477100634
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 704K
-rw-r--r-- 1 mcc users 8.2K Feb 25 18:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 18:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 18:32 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 25 18:32 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 18:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 128K Feb 25 18:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 10K Feb 25 18:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Feb 25 18:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 200K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-04a-CTLFireability-00
FORMULA_NAME DLCround-PT-04a-CTLFireability-01
FORMULA_NAME DLCround-PT-04a-CTLFireability-02
FORMULA_NAME DLCround-PT-04a-CTLFireability-03
FORMULA_NAME DLCround-PT-04a-CTLFireability-04
FORMULA_NAME DLCround-PT-04a-CTLFireability-05
FORMULA_NAME DLCround-PT-04a-CTLFireability-06
FORMULA_NAME DLCround-PT-04a-CTLFireability-07
FORMULA_NAME DLCround-PT-04a-CTLFireability-08
FORMULA_NAME DLCround-PT-04a-CTLFireability-09
FORMULA_NAME DLCround-PT-04a-CTLFireability-10
FORMULA_NAME DLCround-PT-04a-CTLFireability-11
FORMULA_NAME DLCround-PT-04a-CTLFireability-12
FORMULA_NAME DLCround-PT-04a-CTLFireability-13
FORMULA_NAME DLCround-PT-04a-CTLFireability-14
FORMULA_NAME DLCround-PT-04a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678310317029

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-04a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-04a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA DLCround-PT-04a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678311049631

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 76 (type SKEL/SRCH) for 16 DLCround-PT-04a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SKEL/SRCH) for DLCround-PT-04a-CTLFireability-04
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 79 (type EXCL) for 9 DLCround-PT-04a-CTLFireability-03
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 77 (type FNDP) for 9 DLCround-PT-04a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type EQUN) for 9 DLCround-PT-04a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 80 (type SRCH) for 9 DLCround-PT-04a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 79 (type EXCL) for DLCround-PT-04a-CTLFireability-03
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 77 (type FNDP) for DLCround-PT-04a-CTLFireability-03 (obsolete)
lola: CANCELED task # 78 (type EQUN) for DLCround-PT-04a-CTLFireability-03 (obsolete)
lola: CANCELED task # 80 (type SRCH) for DLCround-PT-04a-CTLFireability-03 (obsolete)
lola: LAUNCH task # 81 (type EXCL) for 9 DLCround-PT-04a-CTLFireability-03
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 80 (type SRCH) for DLCround-PT-04a-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 77 (type FNDP) for DLCround-PT-04a-CTLFireability-03
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: try reading problem file /home/mcc/execution/CTLFireability-78.sara.

lola: FINISHED task # 78 (type EQUN) for DLCround-PT-04a-CTLFireability-03
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 83 (type FNDP) for 43 DLCround-PT-04a-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type EQUN) for 43 DLCround-PT-04a-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type SRCH) for 43 DLCround-PT-04a-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/CTLFireability-84.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 86 (type SRCH) for DLCround-PT-04a-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 84 (type EQUN) for DLCround-PT-04a-CTLFireability-09
lola: result : true
lola: CANCELED task # 83 (type FNDP) for DLCround-PT-04a-CTLFireability-09 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 83 (type FNDP) for DLCround-PT-04a-CTLFireability-09
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 87 (type FNDP) for 59 DLCround-PT-04a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type EQUN) for 59 DLCround-PT-04a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 90 (type SRCH) for 59 DLCround-PT-04a-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 90 (type SRCH) for DLCround-PT-04a-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 91 (type FNDP) for 56 DLCround-PT-04a-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 87 (type FNDP) for DLCround-PT-04a-CTLFireability-13
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 88 (type EQUN) for DLCround-PT-04a-CTLFireability-13 (obsolete)
lola: LAUNCH task # 92 (type EQUN) for 56 DLCround-PT-04a-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SRCH) for 56 DLCround-PT-04a-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 94 (type SRCH) for DLCround-PT-04a-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 91 (type FNDP) for DLCround-PT-04a-CTLFireability-12
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 92 (type EQUN) for DLCround-PT-04a-CTLFireability-12 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: try reading problem file /home/mcc/execution/CTLFireability-88.sara.
sara: place or transition ordering is non-deterministic

sara: try reading problem file /home/mcc/execution/CTLFireability-92.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 88 (type EQUN) for DLCround-PT-04a-CTLFireability-13
lola: result : true
lola: FINISHED task # 92 (type EQUN) for DLCround-PT-04a-CTLFireability-12
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-03: CONJ 0 0 1 0 6 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 AGEF EXCL 5/225 3/32 DLCround-PT-04a-CTLFireability-03 768981 m, 153796 m/sec, 11622703 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-03: CONJ 0 0 1 0 6 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 AGEF EXCL 10/225 6/32 DLCround-PT-04a-CTLFireability-03 1492545 m, 144712 m/sec, 22861037 t fired, .

Time elapsed: 10 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-03: CONJ 0 0 1 0 6 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 AGEF EXCL 15/225 9/32 DLCround-PT-04a-CTLFireability-03 2193119 m, 140114 m/sec, 33746435 t fired, .

Time elapsed: 15 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-03: CONJ 0 0 1 0 6 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-15: DISJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
81 AGEF EXCL 20/225 11/32 DLCround-PT-04a-CTLFireability-03 2876904 m, 136757 m/sec, 44734354 t fired, .

Time elapsed: 20 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 81 (type EXCL) for DLCround-PT-04a-CTLFireability-03
lola: result : true
lola: markings : 2985985
lola: fired transitions : 46490113
lola: time used : 20.000000
lola: memory pages used : 12
lola: LAUNCH task # 72 (type EXCL) for 69 DLCround-PT-04a-CTLFireability-15
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for DLCround-PT-04a-CTLFireability-15
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 DLCround-PT-04a-CTLFireability-11
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for DLCround-PT-04a-CTLFireability-11
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DLCround-PT-04a-CTLFireability-08
lola: time limit : 298 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/298 2/32 DLCround-PT-04a-CTLFireability-08 306706 m, 61341 m/sec, 7760350 t fired, .

Time elapsed: 25 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/298 3/32 DLCround-PT-04a-CTLFireability-08 634250 m, 65508 m/sec, 16727900 t fired, .

Time elapsed: 30 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/298 4/32 DLCround-PT-04a-CTLFireability-08 947292 m, 62608 m/sec, 25639478 t fired, .

Time elapsed: 35 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/298 6/32 DLCround-PT-04a-CTLFireability-08 1254678 m, 61477 m/sec, 34642389 t fired, .

Time elapsed: 40 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/298 7/32 DLCround-PT-04a-CTLFireability-08 1558587 m, 60781 m/sec, 43643727 t fired, .

Time elapsed: 45 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/298 8/32 DLCround-PT-04a-CTLFireability-08 1858183 m, 59919 m/sec, 52693787 t fired, .

Time elapsed: 50 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 35/298 9/32 DLCround-PT-04a-CTLFireability-08 2153668 m, 59097 m/sec, 61662414 t fired, .

Time elapsed: 55 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 40/298 11/32 DLCround-PT-04a-CTLFireability-08 2454719 m, 60210 m/sec, 70839982 t fired, .

Time elapsed: 60 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 45/298 12/32 DLCround-PT-04a-CTLFireability-08 2754745 m, 60005 m/sec, 79928010 t fired, .

Time elapsed: 65 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 50/298 13/32 DLCround-PT-04a-CTLFireability-08 3045480 m, 58147 m/sec, 88988076 t fired, .

Time elapsed: 70 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 55/298 14/32 DLCround-PT-04a-CTLFireability-08 3340818 m, 59067 m/sec, 98039383 t fired, .

Time elapsed: 75 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 60/298 16/32 DLCround-PT-04a-CTLFireability-08 3627333 m, 57303 m/sec, 106989416 t fired, .

Time elapsed: 80 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 65/298 17/32 DLCround-PT-04a-CTLFireability-08 3915535 m, 57640 m/sec, 115935640 t fired, .

Time elapsed: 85 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 70/298 18/32 DLCround-PT-04a-CTLFireability-08 4201727 m, 57238 m/sec, 124901683 t fired, .

Time elapsed: 90 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 75/298 19/32 DLCround-PT-04a-CTLFireability-08 4483220 m, 56298 m/sec, 133818775 t fired, .

Time elapsed: 95 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 80/298 20/32 DLCround-PT-04a-CTLFireability-08 4766049 m, 56565 m/sec, 142676819 t fired, .

Time elapsed: 100 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 85/298 22/32 DLCround-PT-04a-CTLFireability-08 5050489 m, 56888 m/sec, 151534985 t fired, .

Time elapsed: 105 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 90/298 23/32 DLCround-PT-04a-CTLFireability-08 5333967 m, 56695 m/sec, 160492097 t fired, .

Time elapsed: 110 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 95/298 24/32 DLCround-PT-04a-CTLFireability-08 5613381 m, 55882 m/sec, 169436640 t fired, .

Time elapsed: 115 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 100/298 25/32 DLCround-PT-04a-CTLFireability-08 5896379 m, 56599 m/sec, 178397262 t fired, .

Time elapsed: 120 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 105/298 26/32 DLCround-PT-04a-CTLFireability-08 6173606 m, 55445 m/sec, 187161056 t fired, .

Time elapsed: 125 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 110/298 27/32 DLCround-PT-04a-CTLFireability-08 6443545 m, 53987 m/sec, 195962435 t fired, .

Time elapsed: 130 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 115/298 28/32 DLCround-PT-04a-CTLFireability-08 6719263 m, 55143 m/sec, 204810488 t fired, .

Time elapsed: 135 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 120/298 30/32 DLCround-PT-04a-CTLFireability-08 6992787 m, 54704 m/sec, 213494596 t fired, .

Time elapsed: 140 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 125/298 31/32 DLCround-PT-04a-CTLFireability-08 7266254 m, 54693 m/sec, 222205782 t fired, .

Time elapsed: 145 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 130/298 32/32 DLCround-PT-04a-CTLFireability-08 7539243 m, 54597 m/sec, 231025540 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCround-PT-04a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-04a-CTLFireability-07
lola: time limit : 313 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/313 2/32 DLCround-PT-04a-CTLFireability-07 393184 m, 78636 m/sec, 9767364 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/313 4/32 DLCround-PT-04a-CTLFireability-07 740113 m, 69385 m/sec, 19014156 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/313 5/32 DLCround-PT-04a-CTLFireability-07 1072216 m, 66420 m/sec, 28229487 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/313 6/32 DLCround-PT-04a-CTLFireability-07 1393633 m, 64283 m/sec, 37427956 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/313 8/32 DLCround-PT-04a-CTLFireability-07 1711153 m, 63504 m/sec, 46670282 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 30/313 9/32 DLCround-PT-04a-CTLFireability-07 2027490 m, 63267 m/sec, 55882513 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 35/313 10/32 DLCround-PT-04a-CTLFireability-07 2336362 m, 61774 m/sec, 65065957 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 40/313 12/32 DLCround-PT-04a-CTLFireability-07 2648187 m, 62365 m/sec, 74225201 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 45/313 13/32 DLCround-PT-04a-CTLFireability-07 2950323 m, 60427 m/sec, 83313734 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 50/313 14/32 DLCround-PT-04a-CTLFireability-07 3256293 m, 61194 m/sec, 92394301 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 55/313 15/32 DLCround-PT-04a-CTLFireability-07 3559530 m, 60647 m/sec, 101402482 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 60/313 17/32 DLCround-PT-04a-CTLFireability-07 3854834 m, 59060 m/sec, 110376896 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 65/313 18/32 DLCround-PT-04a-CTLFireability-07 4151268 m, 59286 m/sec, 119336573 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 70/313 19/32 DLCround-PT-04a-CTLFireability-07 4444010 m, 58548 m/sec, 128357530 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 75/313 20/32 DLCround-PT-04a-CTLFireability-07 4734160 m, 58030 m/sec, 137266505 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 80/313 21/32 DLCround-PT-04a-CTLFireability-07 5029172 m, 59002 m/sec, 146116288 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 85/313 23/32 DLCround-PT-04a-CTLFireability-07 5320816 m, 58328 m/sec, 155093713 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 90/313 24/32 DLCround-PT-04a-CTLFireability-07 5610624 m, 57961 m/sec, 164085971 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 95/313 25/32 DLCround-PT-04a-CTLFireability-07 5901076 m, 58090 m/sec, 173012737 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 100/313 26/32 DLCround-PT-04a-CTLFireability-07 6191307 m, 58046 m/sec, 181955615 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 105/313 27/32 DLCround-PT-04a-CTLFireability-07 6474643 m, 56667 m/sec, 190910674 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 110/313 29/32 DLCround-PT-04a-CTLFireability-07 6763151 m, 57701 m/sec, 199802829 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 115/313 30/32 DLCround-PT-04a-CTLFireability-07 7042238 m, 55817 m/sec, 208512790 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 120/313 31/32 DLCround-PT-04a-CTLFireability-07 7325921 m, 56736 m/sec, 217344769 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 125/313 32/32 DLCround-PT-04a-CTLFireability-07 7608274 m, 56470 m/sec, 226207254 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for DLCround-PT-04a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 34 DLCround-PT-04a-CTLFireability-06
lola: time limit : 331 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/331 3/32 DLCround-PT-04a-CTLFireability-06 632167 m, 126433 m/sec, 10535607 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/331 6/32 DLCround-PT-04a-CTLFireability-06 1254398 m, 124446 m/sec, 20617115 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/331 8/32 DLCround-PT-04a-CTLFireability-06 1820926 m, 113305 m/sec, 30053597 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/331 11/32 DLCround-PT-04a-CTLFireability-06 2398582 m, 115531 m/sec, 39447492 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/331 13/32 DLCround-PT-04a-CTLFireability-06 2981896 m, 116662 m/sec, 48818051 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/331 15/32 DLCround-PT-04a-CTLFireability-06 3552594 m, 114139 m/sec, 58068824 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/331 17/32 DLCround-PT-04a-CTLFireability-06 3898269 m, 69135 m/sec, 66159412 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/331 18/32 DLCround-PT-04a-CTLFireability-06 4234649 m, 67276 m/sec, 72663923 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/331 20/32 DLCround-PT-04a-CTLFireability-06 4572215 m, 67513 m/sec, 78583998 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/331 21/32 DLCround-PT-04a-CTLFireability-06 4866488 m, 58854 m/sec, 84588167 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/331 22/32 DLCround-PT-04a-CTLFireability-06 5152791 m, 57260 m/sec, 90473000 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/331 23/32 DLCround-PT-04a-CTLFireability-06 5486719 m, 66785 m/sec, 96591079 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/331 25/32 DLCround-PT-04a-CTLFireability-06 5770863 m, 56828 m/sec, 102697641 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 70/331 26/32 DLCround-PT-04a-CTLFireability-06 6092358 m, 64299 m/sec, 108821746 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 75/331 27/32 DLCround-PT-04a-CTLFireability-06 6421838 m, 65896 m/sec, 114961648 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 80/331 29/32 DLCround-PT-04a-CTLFireability-06 6743401 m, 64312 m/sec, 121091882 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 85/331 30/32 DLCround-PT-04a-CTLFireability-06 7049276 m, 61175 m/sec, 127220025 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 90/331 31/32 DLCround-PT-04a-CTLFireability-06 7377205 m, 65585 m/sec, 133372498 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 95/331 32/32 DLCround-PT-04a-CTLFireability-06 7671639 m, 58886 m/sec, 139689408 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DLCround-PT-04a-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-04a-CTLFireability-05
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/357 1/32 DLCround-PT-04a-CTLFireability-05 196421 m, 39284 m/sec, 4828378 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/357 2/32 DLCround-PT-04a-CTLFireability-05 374365 m, 35588 m/sec, 9618293 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/357 3/32 DLCround-PT-04a-CTLFireability-05 551329 m, 35392 m/sec, 14442398 t fired, .

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/357 4/32 DLCround-PT-04a-CTLFireability-05 723204 m, 34375 m/sec, 19176569 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/357 4/32 DLCround-PT-04a-CTLFireability-05 891713 m, 33701 m/sec, 23972163 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 30/357 5/32 DLCround-PT-04a-CTLFireability-05 1060572 m, 33771 m/sec, 28867661 t fired, .

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 35/357 6/32 DLCround-PT-04a-CTLFireability-05 1223887 m, 32663 m/sec, 33718656 t fired, .

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 40/357 6/32 DLCround-PT-04a-CTLFireability-05 1389274 m, 33077 m/sec, 38573671 t fired, .

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 45/357 7/32 DLCround-PT-04a-CTLFireability-05 1553927 m, 32930 m/sec, 43429928 t fired, .

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 50/357 8/32 DLCround-PT-04a-CTLFireability-05 1718555 m, 32925 m/sec, 48455021 t fired, .

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 55/357 8/32 DLCround-PT-04a-CTLFireability-05 1881000 m, 32489 m/sec, 53359749 t fired, .

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 60/357 9/32 DLCround-PT-04a-CTLFireability-05 2041895 m, 32179 m/sec, 58220721 t fired, .

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 65/357 10/32 DLCround-PT-04a-CTLFireability-05 2202240 m, 32069 m/sec, 63123566 t fired, .

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 70/357 10/32 DLCround-PT-04a-CTLFireability-05 2362364 m, 32024 m/sec, 68017226 t fired, .

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 75/357 11/32 DLCround-PT-04a-CTLFireability-05 2527051 m, 32937 m/sec, 72927442 t fired, .

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 80/357 12/32 DLCround-PT-04a-CTLFireability-05 2689283 m, 32446 m/sec, 77799930 t fired, .

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 85/357 12/32 DLCround-PT-04a-CTLFireability-05 2847629 m, 31669 m/sec, 82723806 t fired, .

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 90/357 13/32 DLCround-PT-04a-CTLFireability-05 3006928 m, 31859 m/sec, 87677002 t fired, .

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 95/357 14/32 DLCround-PT-04a-CTLFireability-05 3163676 m, 31349 m/sec, 92612304 t fired, .

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 100/357 14/32 DLCround-PT-04a-CTLFireability-05 3326561 m, 32577 m/sec, 97475540 t fired, .

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 105/357 15/32 DLCround-PT-04a-CTLFireability-05 3484729 m, 31633 m/sec, 102300914 t fired, .

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 110/357 16/32 DLCround-PT-04a-CTLFireability-05 3637996 m, 30653 m/sec, 107178271 t fired, .

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 115/357 16/32 DLCround-PT-04a-CTLFireability-05 3792669 m, 30934 m/sec, 111964595 t fired, .

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 120/357 17/32 DLCround-PT-04a-CTLFireability-05 3953601 m, 32186 m/sec, 116875510 t fired, .

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 125/357 18/32 DLCround-PT-04a-CTLFireability-05 4105987 m, 30477 m/sec, 121770342 t fired, .

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 130/357 18/32 DLCround-PT-04a-CTLFireability-05 4259879 m, 30778 m/sec, 126618697 t fired, .

Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 135/357 19/32 DLCround-PT-04a-CTLFireability-05 4414651 m, 30954 m/sec, 131460223 t fired, .

Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 140/357 20/32 DLCround-PT-04a-CTLFireability-05 4570431 m, 31156 m/sec, 136291474 t fired, .

Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 145/357 20/32 DLCround-PT-04a-CTLFireability-05 4722783 m, 30470 m/sec, 141186195 t fired, .

Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 150/357 21/32 DLCround-PT-04a-CTLFireability-05 4884568 m, 32357 m/sec, 146046836 t fired, .

Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 155/357 21/32 DLCround-PT-04a-CTLFireability-05 5035720 m, 30230 m/sec, 150858403 t fired, .

Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 160/357 22/32 DLCround-PT-04a-CTLFireability-05 5192180 m, 31292 m/sec, 155690517 t fired, .

Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 165/357 23/32 DLCround-PT-04a-CTLFireability-05 5345503 m, 30664 m/sec, 160644020 t fired, .

Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 170/357 23/32 DLCround-PT-04a-CTLFireability-05 5499138 m, 30727 m/sec, 165534537 t fired, .

Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 175/357 24/32 DLCround-PT-04a-CTLFireability-05 5657366 m, 31645 m/sec, 170697017 t fired, .

Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 180/357 25/32 DLCround-PT-04a-CTLFireability-05 5811431 m, 30813 m/sec, 175527949 t fired, .

Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 185/357 25/32 DLCround-PT-04a-CTLFireability-05 5972365 m, 32186 m/sec, 180403813 t fired, .

Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 190/357 26/32 DLCround-PT-04a-CTLFireability-05 6122001 m, 29927 m/sec, 185240643 t fired, .

Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 195/357 27/32 DLCround-PT-04a-CTLFireability-05 6270729 m, 29745 m/sec, 190047715 t fired, .

Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 200/357 27/32 DLCround-PT-04a-CTLFireability-05 6421359 m, 30126 m/sec, 194959184 t fired, .

Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 205/357 28/32 DLCround-PT-04a-CTLFireability-05 6573459 m, 30420 m/sec, 199877831 t fired, .

Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 210/357 28/32 DLCround-PT-04a-CTLFireability-05 6727618 m, 30831 m/sec, 204767983 t fired, .

Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 215/357 29/32 DLCround-PT-04a-CTLFireability-05 6878136 m, 30103 m/sec, 209556948 t fired, .

Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 220/357 30/32 DLCround-PT-04a-CTLFireability-05 7027536 m, 29880 m/sec, 214313806 t fired, .

Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 225/357 30/32 DLCround-PT-04a-CTLFireability-05 7178679 m, 30228 m/sec, 219123015 t fired, .

Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 230/357 31/32 DLCround-PT-04a-CTLFireability-05 7330469 m, 30358 m/sec, 223975314 t fired, .

Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 235/357 32/32 DLCround-PT-04a-CTLFireability-05 7484933 m, 30892 m/sec, 228845501 t fired, .

Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 240/357 32/32 DLCround-PT-04a-CTLFireability-05 7633615 m, 29736 m/sec, 233762484 t fired, .

Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for DLCround-PT-04a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 3 0 0 5 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 16 DLCround-PT-04a-CTLFireability-04
lola: time limit : 371 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for DLCround-PT-04a-CTLFireability-04
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 16 DLCround-PT-04a-CTLFireability-04
lola: time limit : 424 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for DLCround-PT-04a-CTLFireability-04
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 16 DLCround-PT-04a-CTLFireability-04
lola: time limit : 495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/495 2/32 DLCround-PT-04a-CTLFireability-04 453144 m, 90628 m/sec, 9004972 t fired, .

Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/495 4/32 DLCround-PT-04a-CTLFireability-04 913666 m, 92104 m/sec, 18034621 t fired, .

Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/495 6/32 DLCround-PT-04a-CTLFireability-04 1379877 m, 93242 m/sec, 27055873 t fired, .

Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/495 8/32 DLCround-PT-04a-CTLFireability-04 1828391 m, 89702 m/sec, 35921721 t fired, .

Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/495 10/32 DLCround-PT-04a-CTLFireability-04 2288728 m, 92067 m/sec, 44526794 t fired, .

Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/495 12/32 DLCround-PT-04a-CTLFireability-04 2734996 m, 89253 m/sec, 53295023 t fired, .

Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/495 14/32 DLCround-PT-04a-CTLFireability-04 3181201 m, 89241 m/sec, 61965370 t fired, .

Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/495 16/32 DLCround-PT-04a-CTLFireability-04 3629417 m, 89643 m/sec, 70580580 t fired, .

Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/495 18/32 DLCround-PT-04a-CTLFireability-04 4080312 m, 90179 m/sec, 79142375 t fired, .

Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/495 19/32 DLCround-PT-04a-CTLFireability-04 4509817 m, 85901 m/sec, 87745333 t fired, .

Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/495 21/32 DLCround-PT-04a-CTLFireability-04 4969532 m, 91943 m/sec, 96210191 t fired, .

Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 60/495 23/32 DLCround-PT-04a-CTLFireability-04 5397420 m, 85577 m/sec, 104490537 t fired, .

Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 65/495 25/32 DLCround-PT-04a-CTLFireability-04 5843615 m, 89239 m/sec, 112965136 t fired, .

Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 70/495 27/32 DLCround-PT-04a-CTLFireability-04 6282391 m, 87755 m/sec, 121425299 t fired, .

Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 75/495 29/32 DLCround-PT-04a-CTLFireability-04 6739920 m, 91505 m/sec, 130130740 t fired, .

Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 1 0 7 0 0 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 80/495 31/32 DLCround-PT-04a-CTLFireability-04 7202974 m, 92610 m/sec, 138878741 t fired, .

Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for DLCround-PT-04a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 0 0 7 0 1 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-04a-CTLFireability-02
lola: time limit : 577 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCround-PT-04a-CTLFireability-02
lola: result : false
lola: markings : 61170
lola: fired transitions : 1347090
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-04a-CTLFireability-01
lola: time limit : 721 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCround-PT-04a-CTLFireability-01
lola: result : true
lola: markings : 66397
lola: fired transitions : 1257920
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-04a-CTLFireability-00
lola: time limit : 961 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04a-CTLFireability-02: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 0 0 7 0 1 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 3/961 3/32 DLCround-PT-04a-CTLFireability-00 515766 m, 103153 m/sec, 7728571 t fired, .

Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04a-CTLFireability-02: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 0 0 7 0 1 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 8/961 6/32 DLCround-PT-04a-CTLFireability-00 1196706 m, 136188 m/sec, 17593041 t fired, .

Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04a-CTLFireability-02: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-04a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCround-PT-04a-CTLFireability-04: DISJ 0 0 0 0 7 0 1 0
DLCround-PT-04a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
DLCround-PT-04a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DLCround-PT-04a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 13/961 8/32 DLCround-PT-04a-CTLFireability-00 1862098 m, 133078 m/sec, 27471184 t fired, .

Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for DLCround-PT-04a-CTLFireability-00
lola: result : false
lola: markings : 2013894
lola: fired transitions : 29655514
lola: time used : 15.000000
lola: memory pages used : 9
lola: LAUNCH task # 51 (type EXCL) for 50 DLCround-PT-04a-CTLFireability-10
lola: time limit : 1434 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for DLCround-PT-04a-CTLFireability-10
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 66 DLCround-PT-04a-CTLFireability-14
lola: time limit : 2868 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for DLCround-PT-04a-CTLFireability-14
lola: result : false
lola: markings : 6
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-CTLFireability-00: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-01: CTL true CTL model checker
DLCround-PT-04a-CTLFireability-02: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-03: CONJ false tscc_search
DLCround-PT-04a-CTLFireability-04: DISJ unknown DISJ
DLCround-PT-04a-CTLFireability-05: CTL unknown AGGR
DLCround-PT-04a-CTLFireability-06: CTL unknown AGGR
DLCround-PT-04a-CTLFireability-07: CTL unknown AGGR
DLCround-PT-04a-CTLFireability-08: CTL unknown AGGR
DLCround-PT-04a-CTLFireability-09: CONJ false state equation
DLCround-PT-04a-CTLFireability-10: CTL true CTL model checker
DLCround-PT-04a-CTLFireability-11: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-12: EF true findpath
DLCround-PT-04a-CTLFireability-13: DISJ true findpath
DLCround-PT-04a-CTLFireability-14: CTL false CTL model checker
DLCround-PT-04a-CTLFireability-15: DISJ true CTL model checker


Time elapsed: 732 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-04a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-04a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477100634"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-04a.tgz
mv DLCround-PT-04a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;