About the Execution of LoLA for DLCround-PT-03b
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1821.979 | 221884.00 | 225451.00 | 754.20 | FTTF?FFFTFFFTFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477100628.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCround-PT-03b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477100628
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 860K
-rw-r--r-- 1 mcc users 6.2K Feb 25 18:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K Feb 25 18:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 25 18:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 25 18:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 18:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 131K Feb 25 18:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 18:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 18:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 432K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-03b-LTLFireability-00
FORMULA_NAME DLCround-PT-03b-LTLFireability-01
FORMULA_NAME DLCround-PT-03b-LTLFireability-02
FORMULA_NAME DLCround-PT-03b-LTLFireability-03
FORMULA_NAME DLCround-PT-03b-LTLFireability-04
FORMULA_NAME DLCround-PT-03b-LTLFireability-05
FORMULA_NAME DLCround-PT-03b-LTLFireability-06
FORMULA_NAME DLCround-PT-03b-LTLFireability-07
FORMULA_NAME DLCround-PT-03b-LTLFireability-08
FORMULA_NAME DLCround-PT-03b-LTLFireability-09
FORMULA_NAME DLCround-PT-03b-LTLFireability-10
FORMULA_NAME DLCround-PT-03b-LTLFireability-11
FORMULA_NAME DLCround-PT-03b-LTLFireability-12
FORMULA_NAME DLCround-PT-03b-LTLFireability-13
FORMULA_NAME DLCround-PT-03b-LTLFireability-14
FORMULA_NAME DLCround-PT-03b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678310001016
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-03b
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT DLCround-PT-03b
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability
FORMULA DLCround-PT-03b-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCround-PT-03b-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678310222900
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 67 (type EXCL) for 9 DLCround-PT-03b-LTLFireability-03
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 65 (type FNDP) for 9 DLCround-PT-03b-LTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type EQUN) for 9 DLCround-PT-03b-LTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SRCH) for 9 DLCround-PT-03b-LTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 68 (type SRCH) for DLCround-PT-03b-LTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 67 (type EXCL) for DLCround-PT-03b-LTLFireability-03
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 65 (type FNDP) for DLCround-PT-03b-LTLFireability-03 (obsolete)
lola: CANCELED task # 66 (type EQUN) for DLCround-PT-03b-LTLFireability-03 (obsolete)
lola: LAUNCH task # 23 (type EXCL) for 22 DLCround-PT-03b-LTLFireability-06
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 70 (type FNDP) for 49 DLCround-PT-03b-LTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type EQUN) for 49 DLCround-PT-03b-LTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SRCH) for 49 DLCround-PT-03b-LTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type SRCH) for DLCround-PT-03b-LTLFireability-15
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 23 (type EXCL) for DLCround-PT-03b-LTLFireability-06
lola: result : false
lola: markings : 46
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type EXCL) for 49 DLCround-PT-03b-LTLFireability-15
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type FNDP) for DLCround-PT-03b-LTLFireability-03
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 70 (type FNDP) for DLCround-PT-03b-LTLFireability-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 71 (type EQUN) for DLCround-PT-03b-LTLFireability-15 (obsolete)
lola: CANCELED task # 72 (type EXCL) for DLCround-PT-03b-LTLFireability-15 (obsolete)
lola: LAUNCH task # 73 (type EXCL) for 28 DLCround-PT-03b-LTLFireability-08
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 71 (type EQUN) for DLCround-PT-03b-LTLFireability-15
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/LTLFireability-66.sara.
lola: FINISHED task # 73 (type EXCL) for DLCround-PT-03b-LTLFireability-08
lola: result : false
lola: markings : 1
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 DLCround-PT-03b-LTLFireability-04
lola: time limit : 299 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 66 (type EQUN) for DLCround-PT-03b-LTLFireability-03
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 4/299 1/32 DLCround-PT-03b-LTLFireability-04 89439 m, 17887 m/sec, 191642 t fired, .
Time elapsed: 5 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 9/299 2/32 DLCround-PT-03b-LTLFireability-04 206898 m, 23491 m/sec, 445906 t fired, .
Time elapsed: 10 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 14/299 3/32 DLCround-PT-03b-LTLFireability-04 324875 m, 23595 m/sec, 700262 t fired, .
Time elapsed: 15 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 19/299 3/32 DLCround-PT-03b-LTLFireability-04 445100 m, 24045 m/sec, 960470 t fired, .
Time elapsed: 20 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 24/299 4/32 DLCround-PT-03b-LTLFireability-04 567691 m, 24518 m/sec, 1225641 t fired, .
Time elapsed: 25 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 29/299 5/32 DLCround-PT-03b-LTLFireability-04 678236 m, 22109 m/sec, 1465468 t fired, .
Time elapsed: 30 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 34/299 6/32 DLCround-PT-03b-LTLFireability-04 800719 m, 24496 m/sec, 1731564 t fired, .
Time elapsed: 35 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 39/299 7/32 DLCround-PT-03b-LTLFireability-04 913654 m, 22587 m/sec, 1976647 t fired, .
Time elapsed: 40 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 44/299 7/32 DLCround-PT-03b-LTLFireability-04 1024983 m, 22265 m/sec, 2218497 t fired, .
Time elapsed: 45 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 49/299 8/32 DLCround-PT-03b-LTLFireability-04 1142321 m, 23467 m/sec, 2473428 t fired, .
Time elapsed: 50 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 54/299 9/32 DLCround-PT-03b-LTLFireability-04 1257356 m, 23007 m/sec, 2724432 t fired, .
Time elapsed: 55 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 59/299 10/32 DLCround-PT-03b-LTLFireability-04 1370187 m, 22566 m/sec, 2968863 t fired, .
Time elapsed: 60 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 64/299 10/32 DLCround-PT-03b-LTLFireability-04 1492085 m, 24379 m/sec, 3232714 t fired, .
Time elapsed: 65 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 69/299 11/32 DLCround-PT-03b-LTLFireability-04 1607948 m, 23172 m/sec, 3483586 t fired, .
Time elapsed: 70 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 74/299 12/32 DLCround-PT-03b-LTLFireability-04 1726190 m, 23648 m/sec, 3740546 t fired, .
Time elapsed: 75 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 79/299 13/32 DLCround-PT-03b-LTLFireability-04 1846602 m, 24082 m/sec, 4002008 t fired, .
Time elapsed: 80 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 84/299 13/32 DLCround-PT-03b-LTLFireability-04 1958109 m, 22301 m/sec, 4245225 t fired, .
Time elapsed: 85 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 89/299 14/32 DLCround-PT-03b-LTLFireability-04 2078302 m, 24038 m/sec, 4506889 t fired, .
Time elapsed: 90 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 94/299 15/32 DLCround-PT-03b-LTLFireability-04 2189970 m, 22333 m/sec, 4749096 t fired, .
Time elapsed: 95 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 99/299 16/32 DLCround-PT-03b-LTLFireability-04 2302152 m, 22436 m/sec, 4993583 t fired, .
Time elapsed: 100 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 104/299 16/32 DLCround-PT-03b-LTLFireability-04 2416758 m, 22921 m/sec, 5242484 t fired, .
Time elapsed: 105 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 109/299 17/32 DLCround-PT-03b-LTLFireability-04 2535931 m, 23834 m/sec, 5502538 t fired, .
Time elapsed: 110 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 114/299 18/32 DLCround-PT-03b-LTLFireability-04 2656476 m, 24109 m/sec, 5764881 t fired, .
Time elapsed: 115 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 119/299 19/32 DLCround-PT-03b-LTLFireability-04 2773788 m, 23462 m/sec, 6020442 t fired, .
Time elapsed: 120 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 124/299 19/32 DLCround-PT-03b-LTLFireability-04 2888048 m, 22852 m/sec, 6268684 t fired, .
Time elapsed: 125 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 129/299 20/32 DLCround-PT-03b-LTLFireability-04 3010580 m, 24506 m/sec, 6534987 t fired, .
Time elapsed: 130 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 134/299 21/32 DLCround-PT-03b-LTLFireability-04 3128284 m, 23540 m/sec, 6793204 t fired, .
Time elapsed: 135 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 139/299 22/32 DLCround-PT-03b-LTLFireability-04 3252409 m, 24825 m/sec, 7064149 t fired, .
Time elapsed: 140 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 144/299 23/32 DLCround-PT-03b-LTLFireability-04 3367597 m, 23037 m/sec, 7314788 t fired, .
Time elapsed: 145 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 149/299 23/32 DLCround-PT-03b-LTLFireability-04 3483049 m, 23090 m/sec, 7566037 t fired, .
Time elapsed: 150 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 154/299 24/32 DLCround-PT-03b-LTLFireability-04 3599968 m, 23383 m/sec, 7821472 t fired, .
Time elapsed: 155 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 159/299 25/32 DLCround-PT-03b-LTLFireability-04 3715171 m, 23040 m/sec, 8072871 t fired, .
Time elapsed: 160 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 164/299 26/32 DLCround-PT-03b-LTLFireability-04 3834910 m, 23947 m/sec, 8333953 t fired, .
Time elapsed: 165 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 169/299 27/32 DLCround-PT-03b-LTLFireability-04 3955582 m, 24134 m/sec, 8598149 t fired, .
Time elapsed: 170 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 174/299 27/32 DLCround-PT-03b-LTLFireability-04 4073306 m, 23544 m/sec, 8855465 t fired, .
Time elapsed: 175 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 179/299 28/32 DLCround-PT-03b-LTLFireability-04 4189894 m, 23317 m/sec, 9109032 t fired, .
Time elapsed: 180 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 184/299 29/32 DLCround-PT-03b-LTLFireability-04 4311908 m, 24402 m/sec, 9375717 t fired, .
Time elapsed: 185 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 189/299 30/32 DLCround-PT-03b-LTLFireability-04 4430253 m, 23669 m/sec, 9633997 t fired, .
Time elapsed: 190 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 194/299 30/32 DLCround-PT-03b-LTLFireability-04 4545930 m, 23135 m/sec, 9885744 t fired, .
Time elapsed: 195 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 199/299 31/32 DLCround-PT-03b-LTLFireability-04 4671428 m, 25099 m/sec, 10159499 t fired, .
Time elapsed: 200 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 204/299 32/32 DLCround-PT-03b-LTLFireability-04 4788390 m, 23392 m/sec, 10414657 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for DLCround-PT-03b-LTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 DLCround-PT-03b-LTLFireability-13
lola: time limit : 308 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for DLCround-PT-03b-LTLFireability-13
lola: result : false
lola: markings : 1273
lola: fired transitions : 1324
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DLCround-PT-03b-LTLFireability-12
lola: time limit : 339 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for DLCround-PT-03b-LTLFireability-12
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 DLCround-PT-03b-LTLFireability-11
lola: time limit : 376 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-12: LTL true LTL model checker
DLCround-PT-03b-LTLFireability-13: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
DLCround-PT-03b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 5/376 9/32 DLCround-PT-03b-LTLFireability-11 929682 m, 185936 m/sec, 981909 t fired, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 38 (type EXCL) for DLCround-PT-03b-LTLFireability-11
lola: result : false
lola: markings : 1535245
lola: fired transitions : 1621424
lola: time used : 8.000000
lola: memory pages used : 14
lola: LAUNCH task # 35 (type EXCL) for 34 DLCround-PT-03b-LTLFireability-10
lola: time limit : 422 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for DLCround-PT-03b-LTLFireability-10
lola: result : false
lola: markings : 1746
lola: fired transitions : 2386
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 DLCround-PT-03b-LTLFireability-09
lola: time limit : 483 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for DLCround-PT-03b-LTLFireability-09
lola: result : false
lola: markings : 87
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 DLCround-PT-03b-LTLFireability-07
lola: time limit : 563 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for DLCround-PT-03b-LTLFireability-07
lola: result : false
lola: markings : 87
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 DLCround-PT-03b-LTLFireability-05
lola: time limit : 676 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-07: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-09: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-10: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-11: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-12: LTL true LTL model checker
DLCround-PT-03b-LTLFireability-13: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-03b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCround-PT-03b-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
DLCround-PT-03b-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
DLCround-PT-03b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 2/676 3/32 DLCround-PT-03b-LTLFireability-05 300798 m, 60159 m/sec, 317136 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 20 (type EXCL) for DLCround-PT-03b-LTLFireability-05
lola: result : false
lola: markings : 572443
lola: fired transitions : 603813
lola: time used : 3.000000
lola: memory pages used : 6
lola: LAUNCH task # 4 (type EXCL) for 3 DLCround-PT-03b-LTLFireability-01
lola: time limit : 844 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DLCround-PT-03b-LTLFireability-01
lola: result : true
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 DLCround-PT-03b-LTLFireability-00
lola: time limit : 1126 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCround-PT-03b-LTLFireability-00
lola: result : false
lola: markings : 87
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCround-PT-03b-LTLFireability-02
lola: time limit : 1689 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCround-PT-03b-LTLFireability-02
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 DLCround-PT-03b-LTLFireability-14
lola: time limit : 3379 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for DLCround-PT-03b-LTLFireability-14
lola: result : false
lola: markings : 21
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-03b-LTLFireability-00: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-01: LTL true LTL model checker
DLCround-PT-03b-LTLFireability-02: LTL true LTL model checker
DLCround-PT-03b-LTLFireability-03: CONJ false state space
DLCround-PT-03b-LTLFireability-04: LTL unknown AGGR
DLCround-PT-03b-LTLFireability-05: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-06: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-07: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-08: F true state space / EG
DLCround-PT-03b-LTLFireability-09: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-10: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-11: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-12: LTL true LTL model checker
DLCround-PT-03b-LTLFireability-13: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-14: LTL false LTL model checker
DLCround-PT-03b-LTLFireability-15: CONJ false findpath
Time elapsed: 221 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-03b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCround-PT-03b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477100628"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-03b.tgz
mv DLCround-PT-03b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;