fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r102-tall-167814477100596
Last Updated
May 14, 2023

About the Execution of LoLA for DLCflexbar-PT-7b

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
0.000 787714.00 0.00 0.00 ????????F??????F normal

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477100596.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-7b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477100596
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.5K Feb 25 15:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 25 15:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 14:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 14:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 15:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Feb 25 15:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Feb 25 15:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 15:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 14M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-00
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-01
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-02
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-03
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-04
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-05
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-06
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-07
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-08
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-09
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-10
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-11
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-12
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-13
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-14
FORMULA_NAME DLCflexbar-PT-7b-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678304566186

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-7b
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT DLCflexbar-PT-7b
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability

FORMULA DLCflexbar-PT-7b-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7b-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678305353900

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:490
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:535
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 84 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 89 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 94 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 99 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 29.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 31.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 159 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 164 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 169 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 31.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 174 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 179 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 184 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 189 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 194 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 199 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 30.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 204 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 209 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 214 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 219 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 224 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 229 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 30.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 234 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 264 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 269 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 274 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 279 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 284 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 289 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 294 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 299 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 304 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 309 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 314 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 339 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 30.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 344 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 349 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 354 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 359 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 364 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 369 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 30.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 374 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 379 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 384 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 389 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 394 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 399 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 31.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 404 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 409 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 414 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 419 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 424 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 429 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 29.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 434 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 439 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 444 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 449 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 454 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 459 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 30.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 28 DLCflexbar-PT-7b-LTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 68 (type CNST) for 65 DLCflexbar-PT-7b-LTLFireability-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 31 (type CNST) for DLCflexbar-PT-7b-LTLFireability-08
lola: result : false
lola: FINISHED task # 68 (type CNST) for DLCflexbar-PT-7b-LTLFireability-15
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 464 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 469 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 474 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 479 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 484 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 489 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 494 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 499 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 504 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 509 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 514 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 519 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 524 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 529 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 534 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 539 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 544 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 549 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 554 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 559 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 564 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 569 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 574 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 579 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 584 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 589 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 594 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 599 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 604 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 609 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 614 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 619 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 624 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 629 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 634 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 639 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 644 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 649 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 654 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 659 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 664 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 669 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 674 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 679 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 684 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 689 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 694 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 699 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 704 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 709 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 714 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 719 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 732 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 737 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 742 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 747 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 752 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 757 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 762 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 767 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 306.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 772 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 777 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7b-LTLFireability-08: CONJ false preprocessing
DLCflexbar-PT-7b-LTLFireability-15: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-LTLFireability-00: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-06: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-09: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 782 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 376 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-7b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-7b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477100596"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-7b.tgz
mv DLCflexbar-PT-7b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;