About the Execution of LoLA for DLCflexbar-PT-7b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1840246.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477100594.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-7b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477100594
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.5K Feb 25 15:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 25 15:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 14:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 14:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 15:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Feb 25 15:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Feb 25 15:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 15:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 14M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-7b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678304323154
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-7b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCflexbar-PT-7b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
BK_STOP 1678306163400
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 31.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 29.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 29.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 29.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 28.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 29.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 29.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 30.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 28.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1483 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1488 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 30.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1493 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1498 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1503 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1508 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 294.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1790 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1832 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7b-CTLFireability-00: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7b-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-14: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-7b-CTLFireability-15: EFAG 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1837 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 365 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-7b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-7b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477100594"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-7b.tgz
mv DLCflexbar-PT-7b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;