Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477100588.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-7a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477100588
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.7M
-rw-r--r-- 1 mcc users 7.8K Feb 25 20:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 20:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 25 18:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 18:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 03:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 175K Feb 26 03:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 00:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 26 00:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.2M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-00
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-01
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-02
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-03
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-04
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-05
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-06
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-07
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-08
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-09
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-10
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-11
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-12
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-13
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-14
FORMULA_NAME DLCflexbar-PT-7a-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678303848980

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-7a
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT DLCflexbar-PT-7a
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability

FORMULA DLCflexbar-PT-7a-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678304300971

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 66 (type SKEL/FNDP) for 3 DLCflexbar-PT-7a-LTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/EQUN) for 3 DLCflexbar-PT-7a-LTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 68 (type SKEL/SRCH) for 3 DLCflexbar-PT-7a-LTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type SKEL/SRCH) for 3 DLCflexbar-PT-7a-LTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 68 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLFireability-01
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 66 (type FNDP) for DLCflexbar-PT-7a-LTLFireability-01 (obsolete)
lola: CANCELED task # 67 (type EQUN) for DLCflexbar-PT-7a-LTLFireability-01 (obsolete)
lola: FINISHED task # 66 (type SKEL/FNDP) for DLCflexbar-PT-7a-LTLFireability-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/LTLFireability-67.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 67 (type SKEL/EQUN) for DLCflexbar-PT-7a-LTLFireability-01
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 70 (type SKEL/SRCH) for 20 DLCflexbar-PT-7a-LTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 70 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLFireability-04
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 73 (type SKEL/FNDP) for 27 DLCflexbar-PT-7a-LTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SKEL/EQUN) for 27 DLCflexbar-PT-7a-LTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SKEL/SRCH) for 27 DLCflexbar-PT-7a-LTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type SKEL/SRCH) for 27 DLCflexbar-PT-7a-LTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLFireability-05
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 73 (type FNDP) for DLCflexbar-PT-7a-LTLFireability-05 (obsolete)
lola: CANCELED task # 74 (type EQUN) for DLCflexbar-PT-7a-LTLFireability-05 (obsolete)
lola: CANCELED task # 76 (type SRCH) for DLCflexbar-PT-7a-LTLFireability-05 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
sara: try reading problem file /home/mcc/execution/LTLFireability-74.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 73 (type SKEL/FNDP) for DLCflexbar-PT-7a-LTLFireability-05
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 74 (type SKEL/EQUN) for DLCflexbar-PT-7a-LTLFireability-05
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-01: CONJ 0 0 0 0 5 0 0 0
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-05: AG 0 0 0 0 3 0 0 1
DLCflexbar-PT-7a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7a-LTLFireability-08: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-7a-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 77 (type SKEL/SRCH) for 13 DLCflexbar-PT-7a-LTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 77 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLFireability-03
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-01: CONJ 0 0 0 0 5 0 0 0
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-05: AG 0 0 0 0 3 0 0 1
DLCflexbar-PT-7a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-08: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-01: CONJ 0 0 0 0 5 0 0 0
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-05: AG 0 0 0 0 3 0 0 1
DLCflexbar-PT-7a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-08: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-01: CONJ 0 0 0 0 5 0 0 0
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-05: AG 0 0 0 0 3 0 0 1
DLCflexbar-PT-7a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-08: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-01: CONJ 0 0 0 0 5 0 0 0
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-05: AG 0 0 0 0 3 0 0 1
DLCflexbar-PT-7a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-08: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 81 (type EXCL) for 3 DLCflexbar-PT-7a-LTLFireability-01
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 79 (type FNDP) for 3 DLCflexbar-PT-7a-LTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 80 (type EQUN) for 3 DLCflexbar-PT-7a-LTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type SRCH) for 3 DLCflexbar-PT-7a-LTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-01
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 79 (type FNDP) for DLCflexbar-PT-7a-LTLFireability-01 (obsolete)
lola: CANCELED task # 80 (type EQUN) for DLCflexbar-PT-7a-LTLFireability-01 (obsolete)
lola: CANCELED task # 82 (type SRCH) for DLCflexbar-PT-7a-LTLFireability-01 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
sara: try reading problem file /home/mcc/execution/LTLFireability-80.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 79 (type FNDP) for DLCflexbar-PT-7a-LTLFireability-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 80 (type EQUN) for DLCflexbar-PT-7a-LTLFireability-01
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-05: AG 0 0 0 0 3 0 0 1
DLCflexbar-PT-7a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-08: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 86 (type EXCL) for 27 DLCflexbar-PT-7a-LTLFireability-05
lola: time limit : 197 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 84 (type FNDP) for 27 DLCflexbar-PT-7a-LTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type EQUN) for 27 DLCflexbar-PT-7a-LTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type SRCH) for 27 DLCflexbar-PT-7a-LTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 87 (type SRCH) for DLCflexbar-PT-7a-LTLFireability-05
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 84 (type FNDP) for DLCflexbar-PT-7a-LTLFireability-05
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 85 (type EQUN) for DLCflexbar-PT-7a-LTLFireability-05 (obsolete)
lola: CANCELED task # 86 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-05 (obsolete)
lola: FINISHED task # 85 (type EQUN) for DLCflexbar-PT-7a-LTLFireability-05
lola: result : unknown
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-08: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-7a-LTLFireability-00
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-00
lola: result : false
lola: markings : 25
lola: fired transitions : 871
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-08: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 88 (type EXCL) for 20 DLCflexbar-PT-7a-LTLFireability-04
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-04: CONJ 0 0 1 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-08: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
88 EG EXCL 1/221 1/32 DLCflexbar-PT-7a-LTLFireability-04 --

Time elapsed: 55 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 88 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-04
lola: result : false
lola: markings : 1
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 89 (type EXCL) for 36 DLCflexbar-PT-7a-LTLFireability-08
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 89 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-08
lola: result : true
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 DLCflexbar-PT-7a-LTLFireability-10
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-10
lola: result : false
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 DLCflexbar-PT-7a-LTLFireability-09
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-09
lola: result : false
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 DLCflexbar-PT-7a-LTLFireability-15
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-15
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 DLCflexbar-PT-7a-LTLFireability-11
lola: time limit : 322 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-11
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 DLCflexbar-PT-7a-LTLFireability-06
lola: time limit : 353 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-06
lola: result : false
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 48 DLCflexbar-PT-7a-LTLFireability-12
lola: time limit : 392 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-12
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 13 DLCflexbar-PT-7a-LTLFireability-03
lola: time limit : 505 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-03
lola: result : true
lola: markings : 351
lola: fired transitions : 4030
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 20 DLCflexbar-PT-7a-LTLFireability-04
lola: time limit : 589 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCflexbar-PT-7a-LTLFireability-04
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 DLCflexbar-PT-7a-LTLFireability-14
lola: time limit : 707 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 0/707 1/32 DLCflexbar-PT-7a-LTLFireability-14 879 m, 175 m/sec, 57110 t fired, .

Time elapsed: 65 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 5/707 1/32 DLCflexbar-PT-7a-LTLFireability-14 29591 m, 5742 m/sec, 2048099 t fired, .

Time elapsed: 70 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 10/707 1/32 DLCflexbar-PT-7a-LTLFireability-14 58621 m, 5806 m/sec, 4070831 t fired, .

Time elapsed: 75 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 15/707 1/32 DLCflexbar-PT-7a-LTLFireability-14 87336 m, 5743 m/sec, 6089709 t fired, .

Time elapsed: 80 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 20/707 1/32 DLCflexbar-PT-7a-LTLFireability-14 115955 m, 5723 m/sec, 8098912 t fired, .

Time elapsed: 85 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 25/707 1/32 DLCflexbar-PT-7a-LTLFireability-14 144090 m, 5627 m/sec, 10109517 t fired, .

Time elapsed: 90 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 30/707 2/32 DLCflexbar-PT-7a-LTLFireability-14 172179 m, 5617 m/sec, 12110126 t fired, .

Time elapsed: 95 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 35/707 2/32 DLCflexbar-PT-7a-LTLFireability-14 200152 m, 5594 m/sec, 14108397 t fired, .

Time elapsed: 100 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 40/707 2/32 DLCflexbar-PT-7a-LTLFireability-14 227924 m, 5554 m/sec, 16100583 t fired, .

Time elapsed: 105 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 45/707 2/32 DLCflexbar-PT-7a-LTLFireability-14 255592 m, 5533 m/sec, 18103772 t fired, .

Time elapsed: 110 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 50/707 2/32 DLCflexbar-PT-7a-LTLFireability-14 283529 m, 5587 m/sec, 20097805 t fired, .

Time elapsed: 115 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 55/707 3/32 DLCflexbar-PT-7a-LTLFireability-14 311942 m, 5682 m/sec, 22101771 t fired, .

Time elapsed: 120 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 60/707 3/32 DLCflexbar-PT-7a-LTLFireability-14 340013 m, 5614 m/sec, 24101196 t fired, .

Time elapsed: 125 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 65/707 3/32 DLCflexbar-PT-7a-LTLFireability-14 367911 m, 5579 m/sec, 26099972 t fired, .

Time elapsed: 130 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 70/707 3/32 DLCflexbar-PT-7a-LTLFireability-14 395565 m, 5530 m/sec, 28093788 t fired, .

Time elapsed: 135 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 75/707 3/32 DLCflexbar-PT-7a-LTLFireability-14 423130 m, 5513 m/sec, 30090654 t fired, .

Time elapsed: 140 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 80/707 3/32 DLCflexbar-PT-7a-LTLFireability-14 450647 m, 5503 m/sec, 32078316 t fired, .

Time elapsed: 145 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 85/707 4/32 DLCflexbar-PT-7a-LTLFireability-14 477969 m, 5464 m/sec, 34064405 t fired, .

Time elapsed: 150 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 90/707 4/32 DLCflexbar-PT-7a-LTLFireability-14 505189 m, 5444 m/sec, 36049096 t fired, .

Time elapsed: 155 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 95/707 4/32 DLCflexbar-PT-7a-LTLFireability-14 533104 m, 5583 m/sec, 38065911 t fired, .

Time elapsed: 160 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 100/707 4/32 DLCflexbar-PT-7a-LTLFireability-14 560762 m, 5531 m/sec, 40078633 t fired, .

Time elapsed: 165 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 105/707 4/32 DLCflexbar-PT-7a-LTLFireability-14 588165 m, 5480 m/sec, 42085178 t fired, .

Time elapsed: 170 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 110/707 5/32 DLCflexbar-PT-7a-LTLFireability-14 615346 m, 5436 m/sec, 44084392 t fired, .

Time elapsed: 175 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 115/707 5/32 DLCflexbar-PT-7a-LTLFireability-14 642336 m, 5398 m/sec, 46078634 t fired, .

Time elapsed: 180 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 120/707 5/32 DLCflexbar-PT-7a-LTLFireability-14 669313 m, 5395 m/sec, 48066876 t fired, .

Time elapsed: 185 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 125/707 5/32 DLCflexbar-PT-7a-LTLFireability-14 696025 m, 5342 m/sec, 50060478 t fired, .

Time elapsed: 190 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 130/707 5/32 DLCflexbar-PT-7a-LTLFireability-14 723348 m, 5464 m/sec, 52087433 t fired, .

Time elapsed: 195 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 135/707 5/32 DLCflexbar-PT-7a-LTLFireability-14 750737 m, 5477 m/sec, 54116045 t fired, .

Time elapsed: 200 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 140/707 6/32 DLCflexbar-PT-7a-LTLFireability-14 777813 m, 5415 m/sec, 56141435 t fired, .

Time elapsed: 205 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 145/707 6/32 DLCflexbar-PT-7a-LTLFireability-14 804967 m, 5430 m/sec, 58184316 t fired, .

Time elapsed: 210 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 150/707 6/32 DLCflexbar-PT-7a-LTLFireability-14 831692 m, 5345 m/sec, 60217208 t fired, .

Time elapsed: 215 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 155/707 6/32 DLCflexbar-PT-7a-LTLFireability-14 858558 m, 5373 m/sec, 62245118 t fired, .

Time elapsed: 220 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 160/707 6/32 DLCflexbar-PT-7a-LTLFireability-14 885510 m, 5390 m/sec, 64267370 t fired, .

Time elapsed: 225 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 165/707 6/32 DLCflexbar-PT-7a-LTLFireability-14 913386 m, 5575 m/sec, 66327307 t fired, .

Time elapsed: 230 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 170/707 7/32 DLCflexbar-PT-7a-LTLFireability-14 940929 m, 5508 m/sec, 68376444 t fired, .

Time elapsed: 235 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 175/707 7/32 DLCflexbar-PT-7a-LTLFireability-14 968247 m, 5463 m/sec, 70412449 t fired, .

Time elapsed: 240 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 180/707 7/32 DLCflexbar-PT-7a-LTLFireability-14 995210 m, 5392 m/sec, 72435631 t fired, .

Time elapsed: 245 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 185/707 7/32 DLCflexbar-PT-7a-LTLFireability-14 1021939 m, 5345 m/sec, 74468384 t fired, .

Time elapsed: 250 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 190/707 7/32 DLCflexbar-PT-7a-LTLFireability-14 1049061 m, 5424 m/sec, 76507564 t fired, .

Time elapsed: 255 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 195/707 8/32 DLCflexbar-PT-7a-LTLFireability-14 1076738 m, 5535 m/sec, 78550965 t fired, .

Time elapsed: 260 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 200/707 8/32 DLCflexbar-PT-7a-LTLFireability-14 1103831 m, 5418 m/sec, 80560009 t fired, .

Time elapsed: 265 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 205/707 8/32 DLCflexbar-PT-7a-LTLFireability-14 1130632 m, 5360 m/sec, 82567115 t fired, .

Time elapsed: 270 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 210/707 8/32 DLCflexbar-PT-7a-LTLFireability-14 1157032 m, 5280 m/sec, 84555337 t fired, .

Time elapsed: 275 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 215/707 8/32 DLCflexbar-PT-7a-LTLFireability-14 1183696 m, 5332 m/sec, 86578768 t fired, .

Time elapsed: 280 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 220/707 8/32 DLCflexbar-PT-7a-LTLFireability-14 1210395 m, 5339 m/sec, 88583502 t fired, .

Time elapsed: 285 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 225/707 9/32 DLCflexbar-PT-7a-LTLFireability-14 1236887 m, 5298 m/sec, 90589137 t fired, .

Time elapsed: 290 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 230/707 9/32 DLCflexbar-PT-7a-LTLFireability-14 1264082 m, 5439 m/sec, 92649072 t fired, .

Time elapsed: 295 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 235/707 9/32 DLCflexbar-PT-7a-LTLFireability-14 1291553 m, 5494 m/sec, 94731805 t fired, .

Time elapsed: 300 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 240/707 9/32 DLCflexbar-PT-7a-LTLFireability-14 1318954 m, 5480 m/sec, 96813202 t fired, .

Time elapsed: 305 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 245/707 9/32 DLCflexbar-PT-7a-LTLFireability-14 1345936 m, 5396 m/sec, 98883211 t fired, .

Time elapsed: 310 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 250/707 9/32 DLCflexbar-PT-7a-LTLFireability-14 1372640 m, 5340 m/sec, 100949212 t fired, .

Time elapsed: 315 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 255/707 10/32 DLCflexbar-PT-7a-LTLFireability-14 1399306 m, 5333 m/sec, 103012506 t fired, .

Time elapsed: 320 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 260/707 10/32 DLCflexbar-PT-7a-LTLFireability-14 1425898 m, 5318 m/sec, 105080606 t fired, .

Time elapsed: 325 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 265/707 10/32 DLCflexbar-PT-7a-LTLFireability-14 1452389 m, 5298 m/sec, 107141054 t fired, .

Time elapsed: 330 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 270/707 10/32 DLCflexbar-PT-7a-LTLFireability-14 1478776 m, 5277 m/sec, 109169174 t fired, .

Time elapsed: 335 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 275/707 10/32 DLCflexbar-PT-7a-LTLFireability-14 1504138 m, 5072 m/sec, 111157973 t fired, .

Time elapsed: 340 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 280/707 10/32 DLCflexbar-PT-7a-LTLFireability-14 1524233 m, 4019 m/sec, 112715634 t fired, .

Time elapsed: 345 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 285/707 11/32 DLCflexbar-PT-7a-LTLFireability-14 1549476 m, 5048 m/sec, 114686052 t fired, .

Time elapsed: 350 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 290/707 11/32 DLCflexbar-PT-7a-LTLFireability-14 1574528 m, 5010 m/sec, 116642794 t fired, .

Time elapsed: 355 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 295/707 11/32 DLCflexbar-PT-7a-LTLFireability-14 1595908 m, 4276 m/sec, 118342051 t fired, .

Time elapsed: 360 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 300/707 11/32 DLCflexbar-PT-7a-LTLFireability-14 1617246 m, 4267 m/sec, 120022242 t fired, .

Time elapsed: 365 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 305/707 11/32 DLCflexbar-PT-7a-LTLFireability-14 1639217 m, 4394 m/sec, 121770604 t fired, .

Time elapsed: 370 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 310/707 11/32 DLCflexbar-PT-7a-LTLFireability-14 1660641 m, 4284 m/sec, 123468193 t fired, .

Time elapsed: 375 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 315/707 11/32 DLCflexbar-PT-7a-LTLFireability-14 1683326 m, 4537 m/sec, 125273093 t fired, .

Time elapsed: 380 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 320/707 12/32 DLCflexbar-PT-7a-LTLFireability-14 1708318 m, 4998 m/sec, 127262808 t fired, .

Time elapsed: 385 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 326/707 12/32 DLCflexbar-PT-7a-LTLFireability-14 1733035 m, 4943 m/sec, 129231611 t fired, .

Time elapsed: 391 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 331/707 12/32 DLCflexbar-PT-7a-LTLFireability-14 1757619 m, 4916 m/sec, 131196461 t fired, .

Time elapsed: 396 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 336/707 12/32 DLCflexbar-PT-7a-LTLFireability-14 1779417 m, 4359 m/sec, 132957948 t fired, .

Time elapsed: 401 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 341/707 12/32 DLCflexbar-PT-7a-LTLFireability-14 1801506 m, 4417 m/sec, 134739344 t fired, .

Time elapsed: 406 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 346/707 12/32 DLCflexbar-PT-7a-LTLFireability-14 1826256 m, 4950 m/sec, 136726595 t fired, .

Time elapsed: 411 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 351/707 13/32 DLCflexbar-PT-7a-LTLFireability-14 1850623 m, 4873 m/sec, 138716239 t fired, .

Time elapsed: 416 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 357/707 13/32 DLCflexbar-PT-7a-LTLFireability-14 1878262 m, 5527 m/sec, 140969475 t fired, .

Time elapsed: 422 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 363/707 13/32 DLCflexbar-PT-7a-LTLFireability-14 1902187 m, 4785 m/sec, 142895000 t fired, .

Time elapsed: 428 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 368/707 13/32 DLCflexbar-PT-7a-LTLFireability-14 1926226 m, 4807 m/sec, 144830319 t fired, .

Time elapsed: 433 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 373/707 13/32 DLCflexbar-PT-7a-LTLFireability-14 1949110 m, 4576 m/sec, 146658112 t fired, .

Time elapsed: 438 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 378/707 13/32 DLCflexbar-PT-7a-LTLFireability-14 1971168 m, 4411 m/sec, 148417690 t fired, .

Time elapsed: 443 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLFireability-00: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-01: CONJ false state space
DLCflexbar-PT-7a-LTLFireability-04: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-05: AG false findpath
DLCflexbar-PT-7a-LTLFireability-06: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-08: F false state space / EG
DLCflexbar-PT-7a-LTLFireability-09: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-10: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-11: LTL false LTL model checker
DLCflexbar-PT-7a-LTLFireability-12: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-03: CONJ 0 1 0 0 3 0 0 0
DLCflexbar-PT-7a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLFireability-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 LTL EXCL 383/707 14/32 DLCflexbar-PT-7a-LTLFireability-14 1994047 m, 4575 m/sec, 150265504 t fired, .

Time elapsed: 448 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 374 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-7a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-7a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477100588"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-7a.tgz
mv DLCflexbar-PT-7a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;