Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477100587.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-7a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477100587
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.7M
-rw-r--r-- 1 mcc users 7.8K Feb 25 20:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 20:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 25 18:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 18:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 03:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 175K Feb 26 03:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 00:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 26 00:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.2M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-00
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-01
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-02
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-03
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-04
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-05
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-06
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-07
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-08
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-09
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-10
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-11
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-12
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-13
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-14
FORMULA_NAME DLCflexbar-PT-7a-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678303798842

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-7a
Not applying reductions.
Model is PT
LTLCardinality PT
starting LoLA
BK_INPUT DLCflexbar-PT-7a
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLCardinality

FORMULA DLCflexbar-PT-7a-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-7a-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678304209555

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:141
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:144
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH task # 62 (type SKEL/FNDP) for 9 DLCflexbar-PT-7a-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SKEL/EQUN) for 9 DLCflexbar-PT-7a-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 64 (type SKEL/SRCH) for 9 DLCflexbar-PT-7a-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/SRCH) for 9 DLCflexbar-PT-7a-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLCardinality-03
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 62 (type FNDP) for DLCflexbar-PT-7a-LTLCardinality-03 (obsolete)
lola: CANCELED task # 63 (type EQUN) for DLCflexbar-PT-7a-LTLCardinality-03 (obsolete)
lola: CANCELED task # 65 (type SRCH) for DLCflexbar-PT-7a-LTLCardinality-03 (obsolete)
lola: FINISHED task # 62 (type SKEL/FNDP) for DLCflexbar-PT-7a-LTLCardinality-03
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 65 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLCardinality-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/LTLCardinality-63.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 63 (type SKEL/EQUN) for DLCflexbar-PT-7a-LTLCardinality-03
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 66 (type SKEL/SRCH) for 15 DLCflexbar-PT-7a-LTLCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLCardinality-05
lola: result : false
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 33 (type CNST) for 32 DLCflexbar-PT-7a-LTLCardinality-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 33 (type CNST) for DLCflexbar-PT-7a-LTLCardinality-08
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 58 (type CNST) for 57 DLCflexbar-PT-7a-LTLCardinality-15
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 55 (type CNST) for 54 DLCflexbar-PT-7a-LTLCardinality-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 58 (type CNST) for DLCflexbar-PT-7a-LTLCardinality-15
lola: result : false
lola: FINISHED task # 55 (type CNST) for DLCflexbar-PT-7a-LTLCardinality-14
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 69 (type SKEL/FNDP) for 25 DLCflexbar-PT-7a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SKEL/EQUN) for 25 DLCflexbar-PT-7a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 71 (type SKEL/SRCH) for 25 DLCflexbar-PT-7a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SKEL/SRCH) for 25 DLCflexbar-PT-7a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLCardinality-07
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 69 (type FNDP) for DLCflexbar-PT-7a-LTLCardinality-07 (obsolete)
lola: CANCELED task # 70 (type EQUN) for DLCflexbar-PT-7a-LTLCardinality-07 (obsolete)
lola: CANCELED task # 72 (type SRCH) for DLCflexbar-PT-7a-LTLCardinality-07 (obsolete)
lola: FINISHED task # 72 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLCardinality-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: FINISHED task # 69 (type SKEL/FNDP) for DLCflexbar-PT-7a-LTLCardinality-07
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/LTLCardinality-70.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 70 (type SKEL/EQUN) for DLCflexbar-PT-7a-LTLCardinality-07
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 73 (type SKEL/SRCH) for 51 DLCflexbar-PT-7a-LTLCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 73 (type SKEL/SRCH) for DLCflexbar-PT-7a-LTLCardinality-13
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 74 (type SKEL/SRCH) for 44 DLCflexbar-PT-7a-LTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-03: AG 0 0 0 0 4 0 0 0
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-05: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-07: CONJ 0 0 0 0 5 0 0 0
DLCflexbar-PT-7a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 LTL SRCH 0/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 9217 m, 1843 m/sec, 50133 t fired, .

Time elapsed: 43 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-03: AG 0 0 0 0 4 0 0 0
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-07: CONJ 0 0 0 0 5 0 0 0
DLCflexbar-PT-7a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 LTL SRCH 5/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 210198 m, 40196 m/sec, 1460341 t fired, .

Time elapsed: 48 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-03: AG 0 0 0 0 4 0 0 0
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-07: CONJ 0 0 0 0 5 0 0 0
DLCflexbar-PT-7a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 LTL SRCH 10/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 393282 m, 36616 m/sec, 2840932 t fired, .

Time elapsed: 53 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: planning for DLCflexbar-PT-7a-LTLCardinality-13 stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-03: AG 0 0 0 0 4 0 0 0
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-07: CONJ 0 0 0 0 5 0 0 0
DLCflexbar-PT-7a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 LTL SRCH 15/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 575656 m, 36474 m/sec, 4262602 t fired, .

Time elapsed: 58 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 78 (type EXCL) for 9 DLCflexbar-PT-7a-LTLCardinality-03
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 76 (type FNDP) for 9 DLCflexbar-PT-7a-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type EQUN) for 9 DLCflexbar-PT-7a-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type EXCL) for DLCflexbar-PT-7a-LTLCardinality-03
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 76 (type FNDP) for DLCflexbar-PT-7a-LTLCardinality-03 (obsolete)
lola: CANCELED task # 77 (type EQUN) for DLCflexbar-PT-7a-LTLCardinality-03 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 76 (type FNDP) for DLCflexbar-PT-7a-LTLCardinality-03
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/LTLCardinality-77.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 77 (type EQUN) for DLCflexbar-PT-7a-LTLCardinality-03
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 83 (type EXCL) for 25 DLCflexbar-PT-7a-LTLCardinality-07
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 81 (type FNDP) for 25 DLCflexbar-PT-7a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 25 DLCflexbar-PT-7a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 83 (type EXCL) for DLCflexbar-PT-7a-LTLCardinality-07
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 81 (type FNDP) for DLCflexbar-PT-7a-LTLCardinality-07 (obsolete)
lola: CANCELED task # 82 (type EQUN) for DLCflexbar-PT-7a-LTLCardinality-07 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/LTLCardinality-82.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 81 (type FNDP) for DLCflexbar-PT-7a-LTLCardinality-07
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 82 (type EQUN) for DLCflexbar-PT-7a-LTLCardinality-07
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 LTL SRCH 20/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 707752 m, 26419 m/sec, 5297538 t fired, .

Time elapsed: 63 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 LTL SRCH 25/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 842036 m, 26856 m/sec, 6389510 t fired, .

Time elapsed: 68 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-7a-LTLCardinality-00
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DLCflexbar-PT-7a-LTLCardinality-00
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DLCflexbar-PT-7a-LTLCardinality-02
lola: time limit : 320 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for DLCflexbar-PT-7a-LTLCardinality-02
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-7a-LTLCardinality-01
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 0/352 1/32 DLCflexbar-PT-7a-LTLCardinality-01 116 m, 23 m/sec, 19252 t fired, .
74 LTL SRCH 30/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 967985 m, 25189 m/sec, 7389153 t fired, .

Time elapsed: 73 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 4 (type EXCL) for DLCflexbar-PT-7a-LTLCardinality-01
lola: result : false
lola: markings : 248
lola: fired transitions : 41607
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 15 DLCflexbar-PT-7a-LTLCardinality-05
lola: time limit : 391 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for DLCflexbar-PT-7a-LTLCardinality-05
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 DLCflexbar-PT-7a-LTLCardinality-09
lola: time limit : 503 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for DLCflexbar-PT-7a-LTLCardinality-09
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 DLCflexbar-PT-7a-LTLCardinality-11
lola: time limit : 587 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 0/587 1/32 DLCflexbar-PT-7a-LTLCardinality-11 1185 m, 237 m/sec, 76860 t fired, .
74 LTL SRCH 35/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 1136090 m, 33621 m/sec, 8770114 t fired, .

Time elapsed: 78 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 5/587 1/32 DLCflexbar-PT-7a-LTLCardinality-11 29840 m, 5731 m/sec, 2048609 t fired, .
74 LTL SRCH 40/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 1808294 m, 134440 m/sec, 14322911 t fired, .

Time elapsed: 83 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 10/587 1/32 DLCflexbar-PT-7a-LTLCardinality-11 58101 m, 5652 m/sec, 4019281 t fired, .
74 LTL SRCH 45/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 2459330 m, 130207 m/sec, 19783209 t fired, .

Time elapsed: 88 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 15/587 1/32 DLCflexbar-PT-7a-LTLCardinality-11 86389 m, 5657 m/sec, 5996201 t fired, .
74 LTL SRCH 50/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 3117056 m, 131545 m/sec, 25416604 t fired, .

Time elapsed: 93 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 20/587 1/32 DLCflexbar-PT-7a-LTLCardinality-11 114877 m, 5697 m/sec, 7979892 t fired, .
74 LTL SRCH 55/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 3773736 m, 131336 m/sec, 31100070 t fired, .

Time elapsed: 98 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 25/587 1/32 DLCflexbar-PT-7a-LTLCardinality-11 143041 m, 5632 m/sec, 9958884 t fired, .
74 LTL SRCH 60/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 4421132 m, 129479 m/sec, 36745197 t fired, .

Time elapsed: 103 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 30/587 2/32 DLCflexbar-PT-7a-LTLCardinality-11 171339 m, 5659 m/sec, 11941106 t fired, .
74 LTL SRCH 65/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 5063442 m, 128462 m/sec, 42377406 t fired, .

Time elapsed: 108 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 35/587 2/32 DLCflexbar-PT-7a-LTLCardinality-11 199329 m, 5598 m/sec, 13922238 t fired, .
74 LTL SRCH 70/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 5699582 m, 127228 m/sec, 47986786 t fired, .

Time elapsed: 113 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 40/587 2/32 DLCflexbar-PT-7a-LTLCardinality-11 227447 m, 5623 m/sec, 15892700 t fired, .
74 LTL SRCH 75/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 6317724 m, 123628 m/sec, 53535137 t fired, .

Time elapsed: 118 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 45/587 2/32 DLCflexbar-PT-7a-LTLCardinality-11 255205 m, 5551 m/sec, 17869117 t fired, .
74 LTL SRCH 80/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 6896262 m, 115707 m/sec, 58642185 t fired, .

Time elapsed: 123 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 50/587 2/32 DLCflexbar-PT-7a-LTLCardinality-11 283105 m, 5580 m/sec, 19840937 t fired, .
74 LTL SRCH 85/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 7465588 m, 113865 m/sec, 63778180 t fired, .

Time elapsed: 128 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 55/587 2/32 DLCflexbar-PT-7a-LTLCardinality-11 310825 m, 5544 m/sec, 21815392 t fired, .
74 LTL SRCH 90/3557 1/5 DLCflexbar-PT-7a-LTLCardinality-12 8030880 m, 113058 m/sec, 68854253 t fired, .

Time elapsed: 133 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 60/587 3/32 DLCflexbar-PT-7a-LTLCardinality-11 338141 m, 5463 m/sec, 23773823 t fired, .
74 LTL SRCH 95/3557 4/5 DLCflexbar-PT-7a-LTLCardinality-12 8574431 m, 108710 m/sec, 73915128 t fired, .

Time elapsed: 138 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 74 (type SRCH) for DLCflexbar-PT-7a-LTLCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 65/587 3/32 DLCflexbar-PT-7a-LTLCardinality-11 365909 m, 5553 m/sec, 25755290 t fired, .

Time elapsed: 143 secs. Pages in use: 8
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 70/587 3/32 DLCflexbar-PT-7a-LTLCardinality-11 393831 m, 5584 m/sec, 27751667 t fired, .

Time elapsed: 148 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 75/587 3/32 DLCflexbar-PT-7a-LTLCardinality-11 421311 m, 5496 m/sec, 29744992 t fired, .

Time elapsed: 153 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 80/587 3/32 DLCflexbar-PT-7a-LTLCardinality-11 449149 m, 5567 m/sec, 31728743 t fired, .

Time elapsed: 158 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 85/587 4/32 DLCflexbar-PT-7a-LTLCardinality-11 476695 m, 5509 m/sec, 33720293 t fired, .

Time elapsed: 163 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 90/587 4/32 DLCflexbar-PT-7a-LTLCardinality-11 504329 m, 5526 m/sec, 35715373 t fired, .

Time elapsed: 168 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 95/587 4/32 DLCflexbar-PT-7a-LTLCardinality-11 532021 m, 5538 m/sec, 37706063 t fired, .

Time elapsed: 173 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 100/587 4/32 DLCflexbar-PT-7a-LTLCardinality-11 559961 m, 5588 m/sec, 39692741 t fired, .

Time elapsed: 178 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 105/587 4/32 DLCflexbar-PT-7a-LTLCardinality-11 588465 m, 5700 m/sec, 41683962 t fired, .

Time elapsed: 183 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 110/587 4/32 DLCflexbar-PT-7a-LTLCardinality-11 616419 m, 5590 m/sec, 43675490 t fired, .

Time elapsed: 188 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 115/587 5/32 DLCflexbar-PT-7a-LTLCardinality-11 644283 m, 5572 m/sec, 45663412 t fired, .

Time elapsed: 193 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 120/587 5/32 DLCflexbar-PT-7a-LTLCardinality-11 672381 m, 5619 m/sec, 47656565 t fired, .

Time elapsed: 198 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 125/587 5/32 DLCflexbar-PT-7a-LTLCardinality-11 700385 m, 5600 m/sec, 49642280 t fired, .

Time elapsed: 203 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 130/587 5/32 DLCflexbar-PT-7a-LTLCardinality-11 727893 m, 5501 m/sec, 51636687 t fired, .

Time elapsed: 208 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 135/587 5/32 DLCflexbar-PT-7a-LTLCardinality-11 755731 m, 5567 m/sec, 53619862 t fired, .

Time elapsed: 213 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 140/587 5/32 DLCflexbar-PT-7a-LTLCardinality-11 783197 m, 5493 m/sec, 55607288 t fired, .

Time elapsed: 218 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 145/587 6/32 DLCflexbar-PT-7a-LTLCardinality-11 810657 m, 5492 m/sec, 57594166 t fired, .

Time elapsed: 223 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 150/587 6/32 DLCflexbar-PT-7a-LTLCardinality-11 837880 m, 5444 m/sec, 59587811 t fired, .

Time elapsed: 228 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 155/587 6/32 DLCflexbar-PT-7a-LTLCardinality-11 865563 m, 5536 m/sec, 61565609 t fired, .

Time elapsed: 233 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 160/587 6/32 DLCflexbar-PT-7a-LTLCardinality-11 892947 m, 5476 m/sec, 63548843 t fired, .

Time elapsed: 238 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 165/587 6/32 DLCflexbar-PT-7a-LTLCardinality-11 920293 m, 5469 m/sec, 65519373 t fired, .

Time elapsed: 243 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 170/587 6/32 DLCflexbar-PT-7a-LTLCardinality-11 947427 m, 5426 m/sec, 67507102 t fired, .

Time elapsed: 248 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 175/587 7/32 DLCflexbar-PT-7a-LTLCardinality-11 974617 m, 5438 m/sec, 69483020 t fired, .

Time elapsed: 253 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 180/587 7/32 DLCflexbar-PT-7a-LTLCardinality-11 1001750 m, 5426 m/sec, 71472873 t fired, .

Time elapsed: 258 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 185/587 7/32 DLCflexbar-PT-7a-LTLCardinality-11 1029769 m, 5603 m/sec, 73483511 t fired, .

Time elapsed: 263 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 190/587 7/32 DLCflexbar-PT-7a-LTLCardinality-11 1057557 m, 5557 m/sec, 75508664 t fired, .

Time elapsed: 268 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 195/587 7/32 DLCflexbar-PT-7a-LTLCardinality-11 1085191 m, 5526 m/sec, 77518847 t fired, .

Time elapsed: 273 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 200/587 8/32 DLCflexbar-PT-7a-LTLCardinality-11 1112927 m, 5547 m/sec, 79529060 t fired, .

Time elapsed: 278 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 205/587 8/32 DLCflexbar-PT-7a-LTLCardinality-11 1140549 m, 5524 m/sec, 81537516 t fired, .

Time elapsed: 283 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 210/587 8/32 DLCflexbar-PT-7a-LTLCardinality-11 1167933 m, 5476 m/sec, 83549311 t fired, .

Time elapsed: 288 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 215/587 8/32 DLCflexbar-PT-7a-LTLCardinality-11 1195041 m, 5421 m/sec, 85537900 t fired, .

Time elapsed: 293 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 220/587 8/32 DLCflexbar-PT-7a-LTLCardinality-11 1221323 m, 5256 m/sec, 87482153 t fired, .

Time elapsed: 298 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 226/587 8/32 DLCflexbar-PT-7a-LTLCardinality-11 1233911 m, 2517 m/sec, 88390786 t fired, .

Time elapsed: 304 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 231/587 8/32 DLCflexbar-PT-7a-LTLCardinality-11 1260301 m, 5278 m/sec, 90339917 t fired, .

Time elapsed: 309 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 236/587 9/32 DLCflexbar-PT-7a-LTLCardinality-11 1284229 m, 4785 m/sec, 92125367 t fired, .

Time elapsed: 314 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 241/587 9/32 DLCflexbar-PT-7a-LTLCardinality-11 1305429 m, 4240 m/sec, 93692230 t fired, .

Time elapsed: 319 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 246/587 9/32 DLCflexbar-PT-7a-LTLCardinality-11 1331643 m, 5242 m/sec, 95623721 t fired, .

Time elapsed: 324 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 251/587 9/32 DLCflexbar-PT-7a-LTLCardinality-11 1354070 m, 4485 m/sec, 97293073 t fired, .

Time elapsed: 329 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 256/587 9/32 DLCflexbar-PT-7a-LTLCardinality-11 1376089 m, 4403 m/sec, 98951320 t fired, .

Time elapsed: 334 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 261/587 9/32 DLCflexbar-PT-7a-LTLCardinality-11 1402079 m, 5198 m/sec, 100875159 t fired, .

Time elapsed: 339 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 266/587 9/32 DLCflexbar-PT-7a-LTLCardinality-11 1425443 m, 4672 m/sec, 102593626 t fired, .

Time elapsed: 344 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 271/587 10/32 DLCflexbar-PT-7a-LTLCardinality-11 1448202 m, 4551 m/sec, 104286631 t fired, .

Time elapsed: 349 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 276/587 10/32 DLCflexbar-PT-7a-LTLCardinality-11 1474789 m, 5317 m/sec, 106259244 t fired, .

Time elapsed: 354 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 281/587 10/32 DLCflexbar-PT-7a-LTLCardinality-11 1495625 m, 4167 m/sec, 107803616 t fired, .

Time elapsed: 359 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 286/587 10/32 DLCflexbar-PT-7a-LTLCardinality-11 1522681 m, 5411 m/sec, 109814396 t fired, .

Time elapsed: 364 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 291/587 10/32 DLCflexbar-PT-7a-LTLCardinality-11 1545721 m, 4608 m/sec, 111534579 t fired, .

Time elapsed: 369 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 296/587 10/32 DLCflexbar-PT-7a-LTLCardinality-11 1568905 m, 4636 m/sec, 113271711 t fired, .

Time elapsed: 374 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 301/587 11/32 DLCflexbar-PT-7a-LTLCardinality-11 1592129 m, 4644 m/sec, 115023202 t fired, .

Time elapsed: 379 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 306/587 11/32 DLCflexbar-PT-7a-LTLCardinality-11 1615153 m, 4604 m/sec, 116765197 t fired, .

Time elapsed: 384 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 311/587 11/32 DLCflexbar-PT-7a-LTLCardinality-11 1637509 m, 4471 m/sec, 118471730 t fired, .

Time elapsed: 389 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 316/587 11/32 DLCflexbar-PT-7a-LTLCardinality-11 1663671 m, 5232 m/sec, 120456098 t fired, .

Time elapsed: 394 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 321/587 11/32 DLCflexbar-PT-7a-LTLCardinality-11 1677104 m, 2686 m/sec, 121474138 t fired, .

Time elapsed: 400 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-7a-LTLCardinality-00: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-01: LTL false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-02: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-03: AG false state space
DLCflexbar-PT-7a-LTLCardinality-05: CONJ false LTL model checker
DLCflexbar-PT-7a-LTLCardinality-07: CONJ false state space
DLCflexbar-PT-7a-LTLCardinality-08: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-09: LTL true LTL model checker
DLCflexbar-PT-7a-LTLCardinality-13: LTL true skeleton: LTL model checker
DLCflexbar-PT-7a-LTLCardinality-14: INITIAL false preprocessing
DLCflexbar-PT-7a-LTLCardinality-15: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-7a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-7a-LTLCardinality-12: CONJ 0 2 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 332/587 11/32 DLCflexbar-PT-7a-LTLCardinality-11 1677310 m, 41 m/sec, 121490163 t fired, .

Time elapsed: 410 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 375 Killed lola --conf=$BIN_DIR/configfiles/ltlcardinalityconf --formula=$DIR/LTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-7a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-7a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477100587"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-7a.tgz
mv DLCflexbar-PT-7a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;