About the Execution of LoLA for DLCflexbar-PT-6b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 545809.00 | 0.00 | 0.00 | ????F???F??????? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477100580.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-6b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477100580
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 8.4K Feb 25 15:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 92K Feb 25 15:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 15:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 15:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 15:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Feb 25 15:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 15:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 25 15:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 9.6M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-00
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-01
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-02
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-03
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-04
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-05
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-06
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-07
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-08
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-09
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-10
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-11
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-12
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-13
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-14
FORMULA_NAME DLCflexbar-PT-6b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678302596060
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-6b
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT DLCflexbar-PT-6b
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability
FORMULA DLCflexbar-PT-6b-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCflexbar-PT-6b-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678303141869
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:496
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 15.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 200 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 215 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 220 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 225 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 230 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 235 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 240 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 245 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 250 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 255 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 260 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 265 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 270 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 275 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 280 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 285 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 290 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 295 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 300 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 305 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 310 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 315 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 320 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 325 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 330 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 335 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 107.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 385 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 390 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 395 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 400 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 405 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 415 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 420 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 79.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 425 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 430 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 435 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 440 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 470 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 475 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 53.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 20.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-04: AG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 63 (type EXCL) for 24 DLCflexbar-PT-6b-LTLFireability-08
lola: time limit : 129 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 57 (type FNDP) for 24 DLCflexbar-PT-6b-LTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 24 DLCflexbar-PT-6b-LTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 24 DLCflexbar-PT-6b-LTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 63 (type EXCL) for DLCflexbar-PT-6b-LTLFireability-08
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 64 (type SRCH) for DLCflexbar-PT-6b-LTLFireability-08
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 57 (type FNDP) for DLCflexbar-PT-6b-LTLFireability-08 (obsolete)
lola: CANCELED task # 62 (type EQUN) for DLCflexbar-PT-6b-LTLFireability-08 (obsolete)
lola: LAUNCH task # 61 (type EXCL) for 12 DLCflexbar-PT-6b-LTLFireability-04
lola: time limit : 147 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 59 (type FNDP) for 12 DLCflexbar-PT-6b-LTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type EQUN) for 12 DLCflexbar-PT-6b-LTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SRCH) for 12 DLCflexbar-PT-6b-LTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 57 (type FNDP) for DLCflexbar-PT-6b-LTLFireability-08
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 61 (type EXCL) for DLCflexbar-PT-6b-LTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 59 (type FNDP) for DLCflexbar-PT-6b-LTLFireability-04 (obsolete)
lola: CANCELED task # 60 (type EQUN) for DLCflexbar-PT-6b-LTLFireability-04 (obsolete)
lola: CANCELED task # 65 (type SRCH) for DLCflexbar-PT-6b-LTLFireability-04 (obsolete)
lola: FINISHED task # 65 (type SRCH) for DLCflexbar-PT-6b-LTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/LTLFireability-62.sara.
lola: FINISHED task # 59 (type FNDP) for DLCflexbar-PT-6b-LTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/LTLFireability-60.sara.
lola: FINISHED task # 62 (type EQUN) for DLCflexbar-PT-6b-LTLFireability-08
lola: result : true
lola: FINISHED task # 60 (type EQUN) for DLCflexbar-PT-6b-LTLFireability-04
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6b-LTLFireability-04: AG false state space
DLCflexbar-PT-6b-LTLFireability-08: CONJ false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 501 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6b-LTLFireability-04: AG false state space
DLCflexbar-PT-6b-LTLFireability-08: CONJ false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 506 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6b-LTLFireability-04: AG false state space
DLCflexbar-PT-6b-LTLFireability-08: CONJ false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 511 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6b-LTLFireability-04: AG false state space
DLCflexbar-PT-6b-LTLFireability-08: CONJ false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 516 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6b-LTLFireability-04: AG false state space
DLCflexbar-PT-6b-LTLFireability-08: CONJ false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 521 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6b-LTLFireability-04: AG false state space
DLCflexbar-PT-6b-LTLFireability-08: CONJ false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 526 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6b-LTLFireability-04: AG false state space
DLCflexbar-PT-6b-LTLFireability-08: CONJ false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 531 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6b-LTLFireability-04: AG false state space
DLCflexbar-PT-6b-LTLFireability-08: CONJ false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 536 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-6b-LTLFireability-04: AG false state space
DLCflexbar-PT-6b-LTLFireability-08: CONJ false state space
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-02: F 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 542 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 367 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-6b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-6b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477100580"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-6b.tgz
mv DLCflexbar-PT-6b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;