About the Execution of LoLA for DLCflexbar-PT-6b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16213.176 | 947881.00 | 1810053.00 | 21586.80 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477100578.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-6b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477100578
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 8.4K Feb 25 15:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 92K Feb 25 15:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 15:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 15:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 15:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 140K Feb 25 15:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 15:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 25 15:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 9.6M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-6b-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678302373111
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-6b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCflexbar-PT-6b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
BK_STOP 1678303320992
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 15.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 15.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 697 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 702 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 707 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 712 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 717 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 722 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 727 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 732 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 737 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 742 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 124.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 747 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 752 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 757 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 762 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 767 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 772 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 777 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 782 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 787 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 792 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 797 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 802 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 807 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 812 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 67.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 817 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 822 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 827 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 832 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 837 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 842 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 847 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 852 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 857 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 862 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 51.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 867 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 872 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 877 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 882 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 25.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 3 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 889 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 66 (type EXCL) for 12 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 104 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 64 (type FNDP) for 12 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 12 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 67 (type SRCH) for 12 DLCflexbar-PT-6b-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type SRCH) for DLCflexbar-PT-6b-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 66 (type EXCL) for DLCflexbar-PT-6b-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 64 (type FNDP) for DLCflexbar-PT-6b-CTLFireability-04 (obsolete)
lola: CANCELED task # 65 (type EQUN) for DLCflexbar-PT-6b-CTLFireability-04 (obsolete)
lola: FINISHED task # 64 (type FNDP) for DLCflexbar-PT-6b-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-65.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 65 (type EQUN) for DLCflexbar-PT-6b-CTLFireability-04
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 894 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 899 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 904 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 909 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 915 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 920 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 925 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 930 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 935 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 940 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 54.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-6b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-01: EF 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-03: AFAG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-04: CONJ 0 0 0 0 7 0 0 0
DLCflexbar-PT-6b-CTLFireability-05: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-6b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-6b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-6b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 377 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-6b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-6b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477100578"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-6b.tgz
mv DLCflexbar-PT-6b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;