Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477000539.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-4a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477000539
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.1M
-rw-r--r-- 1 mcc users 7.3K Feb 25 16:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 25 16:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 15:30 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 25 15:30 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.1K Feb 25 16:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 25 16:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 25 16:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 25 16:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.7M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-00
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-01
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-02
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-03
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-04
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-05
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-06
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-07
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-08
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-09
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-10
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-11
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-12
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-13
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-14
FORMULA_NAME DLCflexbar-PT-4a-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678297936959

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-4a
Not applying reductions.
Model is PT
LTLCardinality PT
starting LoLA
BK_INPUT DLCflexbar-PT-4a
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLCardinality

FORMULA DLCflexbar-PT-4a-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4a-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4a-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4a-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4a-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-4a-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678298042225

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:141
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:493
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 74 (type SKEL/FNDP) for 0 DLCflexbar-PT-4a-LTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SKEL/EQUN) for 0 DLCflexbar-PT-4a-LTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 76 (type SKEL/SRCH) for 0 DLCflexbar-PT-4a-LTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SKEL/SRCH) for 0 DLCflexbar-PT-4a-LTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type SKEL/FNDP) for DLCflexbar-PT-4a-LTLCardinality-00
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 76 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-00
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 75 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-00 (obsolete)
lola: CANCELED task # 77 (type SRCH) for DLCflexbar-PT-4a-LTLCardinality-00 (obsolete)
lola: FINISHED task # 77 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-00
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/LTLCardinality-75.sara.
lola: NOTDEADLOCKFREE
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 75 (type SKEL/EQUN) for DLCflexbar-PT-4a-LTLCardinality-00
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 80 (type SKEL/FNDP) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SKEL/EQUN) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type SKEL/SRCH) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SKEL/SRCH) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 83 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/LTLCardinality-81.sara.
lola: FINISHED task # 82 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : false
lola: markings : 11
lola: fired transitions : 76
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 80 (type FNDP) for DLCflexbar-PT-4a-LTLCardinality-04 (obsolete)
lola: CANCELED task # 81 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-04 (obsolete)
lola: FINISHED task # 80 (type SKEL/FNDP) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : unknown
lola: fired transitions : 7184
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 81 (type SKEL/EQUN) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : unknown
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 84 (type SKEL/SRCH) for 17 DLCflexbar-PT-4a-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: NOTDEADLOCKFREE
lola: FINISHED task # 84 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-03
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 15 (type CNST) for 14 DLCflexbar-PT-4a-LTLCardinality-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 15 (type CNST) for DLCflexbar-PT-4a-LTLCardinality-02
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 7 DLCflexbar-PT-4a-LTLCardinality-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 87 (type SKEL/FNDP) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type SKEL/EQUN) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 89 (type SKEL/SRCH) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 10 (type CNST) for DLCflexbar-PT-4a-LTLCardinality-01
lola: result : false
lola: LAUNCH task # 90 (type SKEL/SRCH) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 89 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 87 (type FNDP) for DLCflexbar-PT-4a-LTLCardinality-04 (obsolete)
lola: CANCELED task # 88 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-04 (obsolete)
lola: CANCELED task # 90 (type SRCH) for DLCflexbar-PT-4a-LTLCardinality-04 (obsolete)
lola: FINISHED task # 87 (type SKEL/FNDP) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 90 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 93 (type SKEL/FNDP) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SKEL/EQUN) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type SKEL/SRCH) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 96 (type SKEL/SRCH) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/LTLCardinality-88.sara.
lola: FINISHED task # 96 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 95 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 93 (type FNDP) for DLCflexbar-PT-4a-LTLCardinality-04 (obsolete)
lola: CANCELED task # 94 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-04 (obsolete)
lola: FINISHED task # 93 (type SKEL/FNDP) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 88 (type SKEL/EQUN) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : true
sara: try reading problem file /home/mcc/execution/LTLCardinality-94.sara.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: NOTDEADLOCKFREE

lola: FINISHED task # 94 (type SKEL/EQUN) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 99 (type SKEL/FNDP) for 37 DLCflexbar-PT-4a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SKEL/EQUN) for 37 DLCflexbar-PT-4a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 101 (type SKEL/SRCH) for 37 DLCflexbar-PT-4a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 102 (type SKEL/SRCH) for 37 DLCflexbar-PT-4a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 99 (type SKEL/FNDP) for DLCflexbar-PT-4a-LTLCardinality-07
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 100 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-07 (obsolete)
lola: CANCELED task # 101 (type SRCH) for DLCflexbar-PT-4a-LTLCardinality-07 (obsolete)
lola: CANCELED task # 102 (type SRCH) for DLCflexbar-PT-4a-LTLCardinality-07 (obsolete)
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/LTLCardinality-100.sara.
lola: FINISHED task # 102 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic

lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 100 (type SKEL/EQUN) for DLCflexbar-PT-4a-LTLCardinality-07
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 103 (type SKEL/SRCH) for 43 DLCflexbar-PT-4a-LTLCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 103 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-09
lola: result : false
lola: markings : 17
lola: fired transitions : 39
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 104 (type SKEL/SRCH) for 62 DLCflexbar-PT-4a-LTLCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: NOTDEADLOCKFREE
lola: FINISHED task # 104 (type SKEL/SRCH) for DLCflexbar-PT-4a-LTLCardinality-14
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 108 (type EXCL) for 0 DLCflexbar-PT-4a-LTLCardinality-00
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 106 (type FNDP) for 0 DLCflexbar-PT-4a-LTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 107 (type EQUN) for 0 DLCflexbar-PT-4a-LTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 109 (type SRCH) for 0 DLCflexbar-PT-4a-LTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 109 (type SRCH) for DLCflexbar-PT-4a-LTLCardinality-00
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 108 (type EXCL) for DLCflexbar-PT-4a-LTLCardinality-00
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 106 (type FNDP) for DLCflexbar-PT-4a-LTLCardinality-00 (obsolete)
lola: CANCELED task # 107 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-00 (obsolete)
lola: FINISHED task # 106 (type FNDP) for DLCflexbar-PT-4a-LTLCardinality-00
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/LTLCardinality-107.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 107 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-00
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 110 (type EXCL) for 43 DLCflexbar-PT-4a-LTLCardinality-09
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 110 (type EXCL) for DLCflexbar-PT-4a-LTLCardinality-09
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 114 (type EXCL) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 112 (type FNDP) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type EQUN) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 115 (type SRCH) for 20 DLCflexbar-PT-4a-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 115 (type SRCH) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 112 (type FNDP) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 113 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-04 (obsolete)
lola: CANCELED task # 114 (type EXCL) for DLCflexbar-PT-4a-LTLCardinality-04 (obsolete)
sara: try reading problem file /home/mcc/execution/LTLCardinality-113.sara.
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 113 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-04
lola: result : unknown
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: planning for (null) stopped (result already fixed).
lola: LAUNCH task # 119 (type EXCL) for 37 DLCflexbar-PT-4a-LTLCardinality-07
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 117 (type FNDP) for 37 DLCflexbar-PT-4a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 118 (type EQUN) for 37 DLCflexbar-PT-4a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 120 (type SRCH) for 37 DLCflexbar-PT-4a-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 120 (type SRCH) for DLCflexbar-PT-4a-LTLCardinality-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 119 (type EXCL) for DLCflexbar-PT-4a-LTLCardinality-07
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 117 (type FNDP) for DLCflexbar-PT-4a-LTLCardinality-07 (obsolete)
lola: CANCELED task # 118 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-07 (obsolete)
lola: FINISHED task # 117 (type FNDP) for DLCflexbar-PT-4a-LTLCardinality-07
lola: result : true
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/LTLCardinality-118.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 118 (type EQUN) for DLCflexbar-PT-4a-LTLCardinality-07
lola: result : true
lola: LAUNCH task # 54 (type EXCL) for 53 DLCflexbar-PT-4a-LTLCardinality-11
lola: time limit : 326 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 2/326 1/32 DLCflexbar-PT-4a-LTLCardinality-11 104085 m, 20817 m/sec, 1627470 t fired, .

Time elapsed: 7 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 7/326 3/32 DLCflexbar-PT-4a-LTLCardinality-11 331205 m, 45424 m/sec, 5195314 t fired, .

Time elapsed: 12 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 12/326 4/32 DLCflexbar-PT-4a-LTLCardinality-11 560144 m, 45787 m/sec, 8785187 t fired, .

Time elapsed: 17 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 17/326 6/32 DLCflexbar-PT-4a-LTLCardinality-11 788108 m, 45592 m/sec, 12353309 t fired, .

Time elapsed: 22 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 22/326 7/32 DLCflexbar-PT-4a-LTLCardinality-11 990893 m, 40557 m/sec, 16335477 t fired, .

Time elapsed: 27 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 27/326 8/32 DLCflexbar-PT-4a-LTLCardinality-11 1145573 m, 30936 m/sec, 21178838 t fired, .

Time elapsed: 32 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 32/326 9/32 DLCflexbar-PT-4a-LTLCardinality-11 1303246 m, 31534 m/sec, 26122039 t fired, .

Time elapsed: 37 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 37/326 10/32 DLCflexbar-PT-4a-LTLCardinality-11 1458260 m, 31002 m/sec, 30974451 t fired, .

Time elapsed: 42 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 42/326 11/32 DLCflexbar-PT-4a-LTLCardinality-11 1609464 m, 30240 m/sec, 35743133 t fired, .

Time elapsed: 47 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 47/326 12/32 DLCflexbar-PT-4a-LTLCardinality-11 1761330 m, 30373 m/sec, 40518015 t fired, .

Time elapsed: 52 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 52/326 13/32 DLCflexbar-PT-4a-LTLCardinality-11 1928766 m, 33487 m/sec, 45336418 t fired, .

Time elapsed: 57 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 58/326 14/32 DLCflexbar-PT-4a-LTLCardinality-11 2084540 m, 31154 m/sec, 48699064 t fired, .

Time elapsed: 63 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 63/326 15/32 DLCflexbar-PT-4a-LTLCardinality-11 2241552 m, 31402 m/sec, 52125666 t fired, .

Time elapsed: 68 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 68/326 16/32 DLCflexbar-PT-4a-LTLCardinality-11 2367582 m, 25206 m/sec, 54876044 t fired, .

Time elapsed: 73 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 73/326 17/32 DLCflexbar-PT-4a-LTLCardinality-11 2482856 m, 23054 m/sec, 57399434 t fired, .

Time elapsed: 78 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 78/326 17/32 DLCflexbar-PT-4a-LTLCardinality-11 2556694 m, 14767 m/sec, 59001725 t fired, .

Time elapsed: 83 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 83/326 18/32 DLCflexbar-PT-4a-LTLCardinality-11 2670938 m, 22848 m/sec, 61487779 t fired, .

Time elapsed: 88 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 88/326 18/32 DLCflexbar-PT-4a-LTLCardinality-11 2782488 m, 22310 m/sec, 63913138 t fired, .

Time elapsed: 93 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 93/326 19/32 DLCflexbar-PT-4a-LTLCardinality-11 2932844 m, 30071 m/sec, 67142270 t fired, .

Time elapsed: 98 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-4a-LTLCardinality-00: CONJ false state space
DLCflexbar-PT-4a-LTLCardinality-01: CONJ false preprocessing
DLCflexbar-PT-4a-LTLCardinality-02: INITIAL true preprocessing
DLCflexbar-PT-4a-LTLCardinality-04: CONJ false findpath
DLCflexbar-PT-4a-LTLCardinality-07: AG false state space
DLCflexbar-PT-4a-LTLCardinality-09: CONJ false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-4a-LTLCardinality-03: LTL/CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-4a-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-4a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 98/326 20/32 DLCflexbar-PT-4a-LTLCardinality-11 3037272 m, 20885 m/sec, 69423626 t fired, .

Time elapsed: 103 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 374 Killed lola --conf=$BIN_DIR/configfiles/ltlcardinalityconf --formula=$DIR/LTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-4a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-4a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477000539"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-4a.tgz
mv DLCflexbar-PT-4a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;