Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814477000530.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DLCflexbar-PT-3b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814477000530
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.9M
-rw-r--r-- 1 mcc users 6.0K Feb 25 15:03 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 25 15:03 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 15:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 15:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:51 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:51 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:51 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:51 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K Feb 25 15:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 25 15:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 15:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 25 15:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 15:51 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:51 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.5M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-00
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-01
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-02
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-03
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-04
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-05
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-06
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-07
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-08
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-09
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-10
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-11
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-12
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-13
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-14
FORMULA_NAME DLCflexbar-PT-3b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678297330167

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCflexbar-PT-3b
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DLCflexbar-PT-3b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA DLCflexbar-PT-3b-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCflexbar-PT-3b-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678297690275

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-07: EG 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 22 (type EXCL) for 21 DLCflexbar-PT-3b-CTLFireability-07
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 22 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-07
lola: result : true
lola: markings : 321
lola: fired transitions : 321
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 DLCflexbar-PT-3b-CTLFireability-06
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 3/221 1/32 DLCflexbar-PT-3b-CTLFireability-06 39379 m, 7875 m/sec, 169693 t fired, .

Time elapsed: 56 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 8/221 1/32 DLCflexbar-PT-3b-CTLFireability-06 113341 m, 14792 m/sec, 548428 t fired, .

Time elapsed: 61 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 13/221 2/32 DLCflexbar-PT-3b-CTLFireability-06 172650 m, 11861 m/sec, 830832 t fired, .

Time elapsed: 66 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 18/221 2/32 DLCflexbar-PT-3b-CTLFireability-06 251939 m, 15857 m/sec, 1200936 t fired, .

Time elapsed: 71 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 1 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 23/221 3/32 DLCflexbar-PT-3b-CTLFireability-06 333904 m, 16393 m/sec, 1571753 t fired, .

Time elapsed: 76 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 28/221 4/32 DLCflexbar-PT-3b-CTLFireability-06 535878 m, 40394 m/sec, 2564206 t fired, .

Time elapsed: 81 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 33/221 6/32 DLCflexbar-PT-3b-CTLFireability-06 799708 m, 52766 m/sec, 3763562 t fired, .

Time elapsed: 86 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 38/221 7/32 DLCflexbar-PT-3b-CTLFireability-06 1057103 m, 51479 m/sec, 5008948 t fired, .

Time elapsed: 91 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 43/221 9/32 DLCflexbar-PT-3b-CTLFireability-06 1320394 m, 52658 m/sec, 6205640 t fired, .

Time elapsed: 96 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 48/221 11/32 DLCflexbar-PT-3b-CTLFireability-06 1586001 m, 53121 m/sec, 7371646 t fired, .

Time elapsed: 101 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 53/221 12/32 DLCflexbar-PT-3b-CTLFireability-06 1850628 m, 52925 m/sec, 8548305 t fired, .

Time elapsed: 106 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 58/221 14/32 DLCflexbar-PT-3b-CTLFireability-06 2111334 m, 52141 m/sec, 9791815 t fired, .

Time elapsed: 111 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 63/221 16/32 DLCflexbar-PT-3b-CTLFireability-06 2372623 m, 52257 m/sec, 11021099 t fired, .

Time elapsed: 116 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 68/221 17/32 DLCflexbar-PT-3b-CTLFireability-06 2625873 m, 50650 m/sec, 12273746 t fired, .

Time elapsed: 121 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 73/221 19/32 DLCflexbar-PT-3b-CTLFireability-06 2879105 m, 50646 m/sec, 13458197 t fired, .

Time elapsed: 126 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 78/221 20/32 DLCflexbar-PT-3b-CTLFireability-06 3125381 m, 49255 m/sec, 14655785 t fired, .

Time elapsed: 131 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 83/221 22/32 DLCflexbar-PT-3b-CTLFireability-06 3371393 m, 49202 m/sec, 15829609 t fired, .

Time elapsed: 136 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 88/221 24/32 DLCflexbar-PT-3b-CTLFireability-06 3626508 m, 51023 m/sec, 16961965 t fired, .

Time elapsed: 141 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 93/221 25/32 DLCflexbar-PT-3b-CTLFireability-06 3874202 m, 49538 m/sec, 18169279 t fired, .

Time elapsed: 146 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 98/221 26/32 DLCflexbar-PT-3b-CTLFireability-06 4075544 m, 40268 m/sec, 19081555 t fired, .

Time elapsed: 151 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 103/221 28/32 DLCflexbar-PT-3b-CTLFireability-06 4245347 m, 33960 m/sec, 19861682 t fired, .

Time elapsed: 156 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 108/221 29/32 DLCflexbar-PT-3b-CTLFireability-06 4408757 m, 32682 m/sec, 20595278 t fired, .

Time elapsed: 161 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 113/221 29/32 DLCflexbar-PT-3b-CTLFireability-06 4560271 m, 30302 m/sec, 21244125 t fired, .

Time elapsed: 166 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 118/221 30/32 DLCflexbar-PT-3b-CTLFireability-06 4627840 m, 13513 m/sec, 21535044 t fired, .

Time elapsed: 171 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 125/221 31/32 DLCflexbar-PT-3b-CTLFireability-06 4823874 m, 39206 m/sec, 22463795 t fired, .

Time elapsed: 178 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 130/221 32/32 DLCflexbar-PT-3b-CTLFireability-06 4998995 m, 35024 m/sec, 23235930 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 DLCflexbar-PT-3b-CTLFireability-15
lola: time limit : 227 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-15
lola: result : true
lola: markings : 113
lola: fired transitions : 226
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 DLCflexbar-PT-3b-CTLFireability-14
lola: time limit : 243 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/243 7/32 DLCflexbar-PT-3b-CTLFireability-14 138231 m, 27646 m/sec, 152957 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/243 15/32 DLCflexbar-PT-3b-CTLFireability-14 287184 m, 29790 m/sec, 319010 t fired, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/243 22/32 DLCflexbar-PT-3b-CTLFireability-14 434817 m, 29526 m/sec, 485741 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/243 30/32 DLCflexbar-PT-3b-CTLFireability-14 583983 m, 29833 m/sec, 652406 t fired, .

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 DLCflexbar-PT-3b-CTLFireability-13
lola: time limit : 260 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-13
lola: result : false
lola: markings : 112
lola: fired transitions : 224
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 DLCflexbar-PT-3b-CTLFireability-12
lola: time limit : 282 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/282 8/32 DLCflexbar-PT-3b-CTLFireability-12 222362 m, 44472 m/sec, 224416 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/282 19/32 DLCflexbar-PT-3b-CTLFireability-12 479758 m, 51479 m/sec, 482848 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/282 29/32 DLCflexbar-PT-3b-CTLFireability-12 735713 m, 51191 m/sec, 739748 t fired, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 35 (type EXCL) for 30 DLCflexbar-PT-3b-CTLFireability-10
lola: time limit : 306 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/306 7/32 DLCflexbar-PT-3b-CTLFireability-10 196416 m, 39283 m/sec, 210890 t fired, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/306 13/32 DLCflexbar-PT-3b-CTLFireability-10 367664 m, 34249 m/sec, 395498 t fired, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/306 15/32 DLCflexbar-PT-3b-CTLFireability-10 572248 m, 40916 m/sec, 616118 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/306 19/32 DLCflexbar-PT-3b-CTLFireability-10 778772 m, 41304 m/sec, 839133 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/306 25/32 DLCflexbar-PT-3b-CTLFireability-10 937090 m, 31663 m/sec, 1012528 t fired, .

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/306 30/32 DLCflexbar-PT-3b-CTLFireability-10 1111423 m, 34866 m/sec, 1200582 t fired, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 30 DLCflexbar-PT-3b-CTLFireability-10
lola: time limit : 333 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/333 7/32 DLCflexbar-PT-3b-CTLFireability-10 142122 m, 28424 m/sec, 157393 t fired, .

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/333 14/32 DLCflexbar-PT-3b-CTLFireability-10 283888 m, 28353 m/sec, 315187 t fired, .

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/333 22/32 DLCflexbar-PT-3b-CTLFireability-10 429248 m, 29072 m/sec, 479691 t fired, .

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 1 0 2 0 1 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/333 29/32 DLCflexbar-PT-3b-CTLFireability-10 574665 m, 29083 m/sec, 641811 t fired, .

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 DLCflexbar-PT-3b-CTLFireability-08
lola: time limit : 367 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-08
lola: result : false
lola: markings : 113
lola: fired transitions : 226
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 DLCflexbar-PT-3b-CTLFireability-04
lola: time limit : 413 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-04
lola: result : false
lola: markings : 45535
lola: fired transitions : 91296
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 10 (type EXCL) for 9 DLCflexbar-PT-3b-CTLFireability-03
lola: time limit : 472 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-03
lola: result : true
lola: markings : 1920
lola: fired transitions : 2376
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DLCflexbar-PT-3b-CTLFireability-01
lola: time limit : 550 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 3/550 3/32 DLCflexbar-PT-3b-CTLFireability-01 75423 m, 15084 m/sec, 80645 t fired, .

Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 8/550 9/32 DLCflexbar-PT-3b-CTLFireability-01 279027 m, 40720 m/sec, 300026 t fired, .

Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 13/550 15/32 DLCflexbar-PT-3b-CTLFireability-01 479846 m, 40163 m/sec, 516457 t fired, .

Time elapsed: 308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 18/550 16/32 DLCflexbar-PT-3b-CTLFireability-01 681623 m, 40355 m/sec, 734069 t fired, .

Time elapsed: 313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 23/550 23/32 DLCflexbar-PT-3b-CTLFireability-01 891163 m, 41908 m/sec, 963014 t fired, .

Time elapsed: 318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 28/550 30/32 DLCflexbar-PT-3b-CTLFireability-01 1104559 m, 42679 m/sec, 1193111 t fired, .

Time elapsed: 323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for DLCflexbar-PT-3b-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DLCflexbar-PT-3b-CTLFireability-00
lola: time limit : 654 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/654 4/32 DLCflexbar-PT-3b-CTLFireability-00 76731 m, 15346 m/sec, 136172 t fired, .

Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/654 9/32 DLCflexbar-PT-3b-CTLFireability-00 174733 m, 19600 m/sec, 310899 t fired, .

Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/654 13/32 DLCflexbar-PT-3b-CTLFireability-00 268812 m, 18815 m/sec, 478261 t fired, .

Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCflexbar-PT-3b-CTLFireability-03: CTL true CTL model checker
DLCflexbar-PT-3b-CTLFireability-04: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-07: EG true state space / EG
DLCflexbar-PT-3b-CTLFireability-08: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-13: CTL false CTL model checker
DLCflexbar-PT-3b-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCflexbar-PT-3b-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-10: CONJ 0 0 0 0 2 0 2 0
DLCflexbar-PT-3b-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DLCflexbar-PT-3b-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
DLCflexbar-PT-3b-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 28/654 13/32 DLCflexbar-PT-3b-CTLFireability-00 277630 m, 1763 m/sec, 496687 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 376 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCflexbar-PT-3b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DLCflexbar-PT-3b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814477000530"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCflexbar-PT-3b.tgz
mv DLCflexbar-PT-3b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;