fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r102-tall-167814476900442
Last Updated
May 14, 2023

About the Execution of LoLA for DES-PT-30a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2248.052 270504.00 260346.00 819.70 FTTT?TF?TT??TT?? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r102-tall-167814476900442.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DES-PT-30a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814476900442
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 6.2K Feb 26 15:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 26 15:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 26 15:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 15:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 15:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.2K Feb 26 15:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 26 15:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 15:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 15:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 70K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-30a-CTLFireability-00
FORMULA_NAME DES-PT-30a-CTLFireability-01
FORMULA_NAME DES-PT-30a-CTLFireability-02
FORMULA_NAME DES-PT-30a-CTLFireability-03
FORMULA_NAME DES-PT-30a-CTLFireability-04
FORMULA_NAME DES-PT-30a-CTLFireability-05
FORMULA_NAME DES-PT-30a-CTLFireability-06
FORMULA_NAME DES-PT-30a-CTLFireability-07
FORMULA_NAME DES-PT-30a-CTLFireability-08
FORMULA_NAME DES-PT-30a-CTLFireability-09
FORMULA_NAME DES-PT-30a-CTLFireability-10
FORMULA_NAME DES-PT-30a-CTLFireability-11
FORMULA_NAME DES-PT-30a-CTLFireability-12
FORMULA_NAME DES-PT-30a-CTLFireability-13
FORMULA_NAME DES-PT-30a-CTLFireability-14
FORMULA_NAME DES-PT-30a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678284824840

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-30a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DES-PT-30a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA DES-PT-30a-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DES-PT-30a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678285095344

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 54 (type EXCL) for 53 DES-PT-30a-CTLFireability-15
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type FNDP) for 6 DES-PT-30a-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 6 DES-PT-30a-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type SRCH) for 6 DES-PT-30a-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 56 (type FNDP) for DES-PT-30a-CTLFireability-02
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 60 (type SRCH) for DES-PT-30a-CTLFireability-02
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: CANCELED task # 57 (type EQUN) for DES-PT-30a-CTLFireability-02 (obsolete)
lola: LAUNCH task # 61 (type FNDP) for 17 DES-PT-30a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 17 DES-PT-30a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 17 DES-PT-30a-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 64 (type SRCH) for DES-PT-30a-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 65 (type FNDP) for 35 DES-PT-30a-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 65 (type FNDP) for DES-PT-30a-CTLFireability-09
lola: result : true
lola: fired transitions : 47
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-57.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: planning for (null) stopped (result already fixed).
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 57 (type EQUN) for DES-PT-30a-CTLFireability-02
lola: result : true
sara: try reading problem file /home/mcc/execution/CTLFireability-62.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 62 (type EQUN) for DES-PT-30a-CTLFireability-03
lola: result : true
lola: CANCELED task # 61 (type FNDP) for DES-PT-30a-CTLFireability-03 (obsolete)
lola: FINISHED task # 61 (type FNDP) for DES-PT-30a-CTLFireability-03
lola: result : unknown
lola: fired transitions : 926006
lola: tried executions : 10984
lola: time used : 0.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/276 4/32 DES-PT-30a-CTLFireability-15 810831 m, 162166 m/sec, 5799150 t fired, .

Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 10/276 8/32 DES-PT-30a-CTLFireability-15 1517089 m, 141251 m/sec, 11686597 t fired, .

Time elapsed: 11 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 15/276 11/32 DES-PT-30a-CTLFireability-15 2211290 m, 138840 m/sec, 17635957 t fired, .

Time elapsed: 16 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 20/276 14/32 DES-PT-30a-CTLFireability-15 2953688 m, 148479 m/sec, 23807416 t fired, .

Time elapsed: 21 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 25/276 17/32 DES-PT-30a-CTLFireability-15 3615060 m, 132274 m/sec, 29890248 t fired, .

Time elapsed: 26 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 30/276 20/32 DES-PT-30a-CTLFireability-15 4246281 m, 126244 m/sec, 35894984 t fired, .

Time elapsed: 31 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 35/276 24/32 DES-PT-30a-CTLFireability-15 4979233 m, 146590 m/sec, 41953242 t fired, .

Time elapsed: 36 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 40/276 27/32 DES-PT-30a-CTLFireability-15 5705236 m, 145200 m/sec, 47977082 t fired, .

Time elapsed: 41 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 45/276 30/32 DES-PT-30a-CTLFireability-15 6378384 m, 134629 m/sec, 53954201 t fired, .

Time elapsed: 46 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for DES-PT-30a-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 DES-PT-30a-CTLFireability-13
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for DES-PT-30a-CTLFireability-13
lola: result : true
lola: markings : 61
lola: fired transitions : 190
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 DES-PT-30a-CTLFireability-11
lola: time limit : 322 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/322 6/32 DES-PT-30a-CTLFireability-11 1246227 m, 249245 m/sec, 5406988 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/322 12/32 DES-PT-30a-CTLFireability-11 2427343 m, 236223 m/sec, 10755882 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/322 17/32 DES-PT-30a-CTLFireability-11 3546951 m, 223921 m/sec, 15954489 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/322 23/32 DES-PT-30a-CTLFireability-11 4775637 m, 245737 m/sec, 21310574 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/322 28/32 DES-PT-30a-CTLFireability-11 5941056 m, 233083 m/sec, 26601059 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for DES-PT-30a-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 39 (type EXCL) for 38 DES-PT-30a-CTLFireability-10
lola: time limit : 351 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/351 4/32 DES-PT-30a-CTLFireability-10 837950 m, 167590 m/sec, 5982263 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/351 8/32 DES-PT-30a-CTLFireability-10 1535945 m, 139599 m/sec, 11897478 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/351 11/32 DES-PT-30a-CTLFireability-10 2215222 m, 135855 m/sec, 17689224 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/351 14/32 DES-PT-30a-CTLFireability-10 2933386 m, 143632 m/sec, 23628058 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/351 17/32 DES-PT-30a-CTLFireability-10 3573549 m, 128032 m/sec, 29489369 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/351 20/32 DES-PT-30a-CTLFireability-10 4181004 m, 121491 m/sec, 35271894 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/351 23/32 DES-PT-30a-CTLFireability-10 4880003 m, 139799 m/sec, 41077709 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/351 26/32 DES-PT-30a-CTLFireability-10 5583088 m, 140617 m/sec, 46908838 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/351 29/32 DES-PT-30a-CTLFireability-10 6230306 m, 129443 m/sec, 52662591 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for DES-PT-30a-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 30 (type EXCL) for 29 DES-PT-30a-CTLFireability-07
lola: time limit : 385 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/385 8/32 DES-PT-30a-CTLFireability-07 1507589 m, 301517 m/sec, 5878871 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/385 14/32 DES-PT-30a-CTLFireability-07 2870012 m, 272484 m/sec, 11787739 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/385 20/32 DES-PT-30a-CTLFireability-07 4154006 m, 256798 m/sec, 17426485 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/385 26/32 DES-PT-30a-CTLFireability-07 5441475 m, 257493 m/sec, 22927308 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/385 32/32 DES-PT-30a-CTLFireability-07 6702608 m, 252226 m/sec, 28346764 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for DES-PT-30a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 DES-PT-30a-CTLFireability-06
lola: time limit : 429 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for DES-PT-30a-CTLFireability-06
lola: result : false
lola: markings : 45
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 DES-PT-30a-CTLFireability-05
lola: time limit : 491 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for DES-PT-30a-CTLFireability-05
lola: result : true
lola: markings : 52177
lola: fired transitions : 330365
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 DES-PT-30a-CTLFireability-04
lola: time limit : 573 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/573 4/32 DES-PT-30a-CTLFireability-04 801391 m, 160278 m/sec, 5614950 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/573 8/32 DES-PT-30a-CTLFireability-04 1540872 m, 147896 m/sec, 11480596 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/573 11/32 DES-PT-30a-CTLFireability-04 2211029 m, 134031 m/sec, 17281944 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/573 14/32 DES-PT-30a-CTLFireability-04 2872655 m, 132325 m/sec, 22973684 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/573 17/32 DES-PT-30a-CTLFireability-04 3538739 m, 133216 m/sec, 28385339 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 30/573 20/32 DES-PT-30a-CTLFireability-04 4227428 m, 137737 m/sec, 34187195 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 35/573 23/32 DES-PT-30a-CTLFireability-04 4874643 m, 129443 m/sec, 39935804 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 40/573 26/32 DES-PT-30a-CTLFireability-04 5444521 m, 113975 m/sec, 45576222 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 45/573 28/32 DES-PT-30a-CTLFireability-04 6045376 m, 120171 m/sec, 51168877 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 50/573 31/32 DES-PT-30a-CTLFireability-04 6613295 m, 113583 m/sec, 56546497 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for DES-PT-30a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-08: EG 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-30a-CTLFireability-00
lola: time limit : 676 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DES-PT-30a-CTLFireability-00
lola: result : false
lola: markings : 140
lola: fired transitions : 237
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 DES-PT-30a-CTLFireability-08
lola: time limit : 846 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for DES-PT-30a-CTLFireability-08
lola: result : true
lola: markings : 27
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DES-PT-30a-CTLFireability-01
lola: time limit : 1128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DES-PT-30a-CTLFireability-01
lola: result : true
lola: markings : 45
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 DES-PT-30a-CTLFireability-12
lola: time limit : 1692 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DES-PT-30a-CTLFireability-12
lola: result : true
lola: markings : 45
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 DES-PT-30a-CTLFireability-14
lola: time limit : 3384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/3384 4/32 DES-PT-30a-CTLFireability-14 827320 m, 165464 m/sec, 5916507 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/3384 8/32 DES-PT-30a-CTLFireability-14 1528169 m, 140169 m/sec, 11803056 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/3384 11/32 DES-PT-30a-CTLFireability-14 2205255 m, 135417 m/sec, 17572358 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/3384 14/32 DES-PT-30a-CTLFireability-14 2915128 m, 141974 m/sec, 23461156 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/3384 17/32 DES-PT-30a-CTLFireability-14 3553261 m, 127626 m/sec, 29279680 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/3384 20/32 DES-PT-30a-CTLFireability-14 4157432 m, 120834 m/sec, 35039557 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/3384 23/32 DES-PT-30a-CTLFireability-14 4846220 m, 137757 m/sec, 40805571 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/3384 26/32 DES-PT-30a-CTLFireability-14 5536905 m, 138137 m/sec, 46501264 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/3384 29/32 DES-PT-30a-CTLFireability-14 6207188 m, 134056 m/sec, 52462537 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/3384 32/32 DES-PT-30a-CTLFireability-14 6862309 m, 131024 m/sec, 58142347 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for DES-PT-30a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-30a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
DES-PT-30a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-30a-CTLFireability-00: CTL false CTL model checker
DES-PT-30a-CTLFireability-01: CTL true CTL model checker
DES-PT-30a-CTLFireability-02: DISJ true findpath
DES-PT-30a-CTLFireability-03: EF true state equation
DES-PT-30a-CTLFireability-04: CTL unknown AGGR
DES-PT-30a-CTLFireability-05: CTL true CTL model checker
DES-PT-30a-CTLFireability-06: CTL false CTL model checker
DES-PT-30a-CTLFireability-07: CTL unknown AGGR
DES-PT-30a-CTLFireability-08: EG true state space / EG
DES-PT-30a-CTLFireability-09: EF true findpath
DES-PT-30a-CTLFireability-10: CTL unknown AGGR
DES-PT-30a-CTLFireability-11: CTL unknown AGGR
DES-PT-30a-CTLFireability-12: CTL true CTL model checker
DES-PT-30a-CTLFireability-13: CTL true CTL model checker
DES-PT-30a-CTLFireability-14: CTL unknown AGGR
DES-PT-30a-CTLFireability-15: CTL unknown AGGR


Time elapsed: 271 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-30a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DES-PT-30a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814476900442"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-30a.tgz
mv DES-PT-30a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;