About the Execution of LoLA for DES-PT-00a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1333.760 | 140276.00 | 134651.00 | 413.10 | TF?FTTTTFFFFFFT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r102-tall-167814476800346.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is DES-PT-00a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r102-tall-167814476800346
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 6.9K Feb 26 15:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 15:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.9K Feb 26 15:45 CTLFireability.txt
-rw-r--r-- 1 mcc users 32K Feb 26 15:45 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 15:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 15:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 15:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 133K Feb 26 15:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 26 15:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 26 15:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 15:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 15:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 31K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DES-PT-00a-CTLFireability-00
FORMULA_NAME DES-PT-00a-CTLFireability-01
FORMULA_NAME DES-PT-00a-CTLFireability-02
FORMULA_NAME DES-PT-00a-CTLFireability-03
FORMULA_NAME DES-PT-00a-CTLFireability-04
FORMULA_NAME DES-PT-00a-CTLFireability-05
FORMULA_NAME DES-PT-00a-CTLFireability-06
FORMULA_NAME DES-PT-00a-CTLFireability-07
FORMULA_NAME DES-PT-00a-CTLFireability-08
FORMULA_NAME DES-PT-00a-CTLFireability-09
FORMULA_NAME DES-PT-00a-CTLFireability-10
FORMULA_NAME DES-PT-00a-CTLFireability-11
FORMULA_NAME DES-PT-00a-CTLFireability-12
FORMULA_NAME DES-PT-00a-CTLFireability-13
FORMULA_NAME DES-PT-00a-CTLFireability-14
FORMULA_NAME DES-PT-00a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678274140044
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DES-PT-00a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT DES-PT-00a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA DES-PT-00a-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DES-PT-00a-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678274280320
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 10 (type EXCL) for 9 DES-PT-00a-CTLFireability-03
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 64 (type FNDP) for 12 DES-PT-00a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 12 DES-PT-00a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH) for 12 DES-PT-00a-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 64 (type FNDP) for DES-PT-00a-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 65 (type EQUN) for DES-PT-00a-CTLFireability-04 (obsolete)
lola: CANCELED task # 67 (type SRCH) for DES-PT-00a-CTLFireability-04 (obsolete)
lola: FINISHED task # 65 (type EQUN) for DES-PT-00a-CTLFireability-04
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 67 (type SRCH) for DES-PT-00a-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 10 (type EXCL) for DES-PT-00a-CTLFireability-03
lola: result : false
lola: markings : 53692
lola: fired transitions : 144289
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 57 DES-PT-00a-CTLFireability-15
lola: time limit : 200 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 5/200 5/32 DES-PT-00a-CTLFireability-15 1153331 m, 230666 m/sec, 8007702 t fired, .
Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 10/200 10/32 DES-PT-00a-CTLFireability-15 2277741 m, 224882 m/sec, 16067117 t fired, .
Time elapsed: 10 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 15/200 14/32 DES-PT-00a-CTLFireability-15 3220561 m, 188564 m/sec, 23644315 t fired, .
Time elapsed: 15 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 20/200 18/32 DES-PT-00a-CTLFireability-15 4208649 m, 197617 m/sec, 31303625 t fired, .
Time elapsed: 20 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 25/200 21/32 DES-PT-00a-CTLFireability-15 5067523 m, 171774 m/sec, 38492584 t fired, .
Time elapsed: 25 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 30/200 24/32 DES-PT-00a-CTLFireability-15 5833952 m, 153285 m/sec, 45433933 t fired, .
Time elapsed: 30 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 35/200 29/32 DES-PT-00a-CTLFireability-15 6870988 m, 207407 m/sec, 53185960 t fired, .
Time elapsed: 35 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL) for DES-PT-00a-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 2 0 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 1 0 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 57 DES-PT-00a-CTLFireability-15
lola: time limit : 209 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for DES-PT-00a-CTLFireability-15
lola: result : true
lola: markings : 45
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 50 DES-PT-00a-CTLFireability-14
lola: time limit : 222 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 5/222 5/32 DES-PT-00a-CTLFireability-14 1078849 m, 215769 m/sec, 8859208 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 10/222 9/32 DES-PT-00a-CTLFireability-14 2002577 m, 184745 m/sec, 17426186 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 15/222 12/32 DES-PT-00a-CTLFireability-14 2775886 m, 154661 m/sec, 25416439 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 20/222 16/32 DES-PT-00a-CTLFireability-14 3781113 m, 201045 m/sec, 34200394 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 25/222 20/32 DES-PT-00a-CTLFireability-14 4721389 m, 188055 m/sec, 42905803 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 30/222 23/32 DES-PT-00a-CTLFireability-14 5612637 m, 178249 m/sec, 51657876 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 35/222 27/32 DES-PT-00a-CTLFireability-14 6533685 m, 184209 m/sec, 60352079 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 1 0 2 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 CTL EXCL 40/222 30/32 DES-PT-00a-CTLFireability-14 7323238 m, 157910 m/sec, 68740279 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 55 (type EXCL) for DES-PT-00a-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 0 0 2 0 1 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 DES-PT-00a-CTLFireability-13
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for DES-PT-00a-CTLFireability-13
lola: result : false
lola: markings : 127437
lola: fired transitions : 906229
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 DES-PT-00a-CTLFireability-12
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for DES-PT-00a-CTLFireability-12
lola: result : false
lola: markings : 770271
lola: fired transitions : 4696346
lola: time used : 4.000000
lola: memory pages used : 4
lola: LAUNCH task # 39 (type EXCL) for 38 DES-PT-00a-CTLFireability-10
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for DES-PT-00a-CTLFireability-10
lola: result : false
lola: markings : 697
lola: fired transitions : 1762
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 DES-PT-00a-CTLFireability-08
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for DES-PT-00a-CTLFireability-08
lola: result : false
lola: markings : 96
lola: fired transitions : 193
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 DES-PT-00a-CTLFireability-06
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-04: CONJ 0 2 0 0 6 0 0 1
DES-PT-00a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-11: AFAG 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-14: DISJ 0 1 0 0 2 0 1 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 1/319 1/32 DES-PT-00a-CTLFireability-06 226603 m, 45320 m/sec, 859453 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 27 (type EXCL) for DES-PT-00a-CTLFireability-06
lola: result : true
lola: markings : 767309
lola: fired transitions : 3158435
lola: time used : 2.000000
lola: memory pages used : 4
lola: LAUNCH task # 24 (type EXCL) for 23 DES-PT-00a-CTLFireability-05
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for DES-PT-00a-CTLFireability-05
lola: result : true
lola: markings : 45
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type EXCL) for 12 DES-PT-00a-CTLFireability-04
lola: time limit : 389 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for DES-PT-00a-CTLFireability-04
lola: result : false
lola: markings : 35
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 50 DES-PT-00a-CTLFireability-14
lola: time limit : 501 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for DES-PT-00a-CTLFireability-14
lola: result : false
lola: markings : 387
lola: fired transitions : 509
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 DES-PT-00a-CTLFireability-11
lola: time limit : 584 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for DES-PT-00a-CTLFireability-11
lola: result : false
lola: markings : 2228
lola: fired transitions : 6286
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 29 DES-PT-00a-CTLFireability-07
lola: time limit : 701 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for DES-PT-00a-CTLFireability-07
lola: result : false
lola: markings : 247
lola: fired transitions : 247
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 DES-PT-00a-CTLFireability-09
lola: time limit : 877 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for DES-PT-00a-CTLFireability-09
lola: result : false
lola: markings : 46
lola: fired transitions : 156
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 DES-PT-00a-CTLFireability-01
lola: time limit : 1169 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for DES-PT-00a-CTLFireability-01
lola: result : false
lola: markings : 12785
lola: fired transitions : 59129
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 DES-PT-00a-CTLFireability-02
lola: time limit : 1754 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/1754 3/32 DES-PT-00a-CTLFireability-02 651385 m, 130277 m/sec, 5597605 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/1754 7/32 DES-PT-00a-CTLFireability-02 1669006 m, 203524 m/sec, 14402358 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/1754 11/32 DES-PT-00a-CTLFireability-02 2568079 m, 179814 m/sec, 23024842 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 19/1754 14/32 DES-PT-00a-CTLFireability-02 3429279 m, 172240 m/sec, 31542324 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 24/1754 18/32 DES-PT-00a-CTLFireability-02 4254867 m, 165117 m/sec, 39939313 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 29/1754 21/32 DES-PT-00a-CTLFireability-02 5056279 m, 160282 m/sec, 48338373 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 34/1754 25/32 DES-PT-00a-CTLFireability-02 6016002 m, 191944 m/sec, 57046087 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 39/1754 29/32 DES-PT-00a-CTLFireability-02 6866562 m, 170112 m/sec, 65667279 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 44/1754 32/32 DES-PT-00a-CTLFireability-02 7818851 m, 190457 m/sec, 74188769 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for DES-PT-00a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DES-PT-00a-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
DES-PT-00a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
DES-PT-00a-CTLFireability-15: CONJ 0 0 0 0 3 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 DES-PT-00a-CTLFireability-00
lola: time limit : 3460 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for DES-PT-00a-CTLFireability-00
lola: result : true
lola: markings : 17558
lola: fired transitions : 80114
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DES-PT-00a-CTLFireability-00: CTL true CTL model checker
DES-PT-00a-CTLFireability-01: CTL false CTL model checker
DES-PT-00a-CTLFireability-02: CTL unknown AGGR
DES-PT-00a-CTLFireability-03: CTL false CTL model checker
DES-PT-00a-CTLFireability-04: CONJ true CONJ
DES-PT-00a-CTLFireability-05: CTL true CTL model checker
DES-PT-00a-CTLFireability-06: CTL true CTL model checker
DES-PT-00a-CTLFireability-07: EFAG true tscc_search
DES-PT-00a-CTLFireability-08: CTL false CTL model checker
DES-PT-00a-CTLFireability-09: CTL false CTL model checker
DES-PT-00a-CTLFireability-10: CTL false CTL model checker
DES-PT-00a-CTLFireability-11: AFAG false CTL model checker
DES-PT-00a-CTLFireability-12: CTL false CTL model checker
DES-PT-00a-CTLFireability-13: CTL false CTL model checker
DES-PT-00a-CTLFireability-14: DISJ true state space / EG
DES-PT-00a-CTLFireability-15: CONJ unknown CONJ
Time elapsed: 140 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DES-PT-00a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is DES-PT-00a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r102-tall-167814476800346"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DES-PT-00a.tgz
mv DES-PT-00a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;