Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r073-smll-167814399200194.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is CircularTrains-PT-768, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r073-smll-167814399200194
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1000K
-rw-r--r-- 1 mcc users 7.7K Feb 26 04:31 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 04:31 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 04:30 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 04:30 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 04:34 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 66K Feb 26 04:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 04:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 26 04:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 591K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircularTrains-PT-768-CTLFireability-00
FORMULA_NAME CircularTrains-PT-768-CTLFireability-01
FORMULA_NAME CircularTrains-PT-768-CTLFireability-02
FORMULA_NAME CircularTrains-PT-768-CTLFireability-03
FORMULA_NAME CircularTrains-PT-768-CTLFireability-04
FORMULA_NAME CircularTrains-PT-768-CTLFireability-05
FORMULA_NAME CircularTrains-PT-768-CTLFireability-06
FORMULA_NAME CircularTrains-PT-768-CTLFireability-07
FORMULA_NAME CircularTrains-PT-768-CTLFireability-08
FORMULA_NAME CircularTrains-PT-768-CTLFireability-09
FORMULA_NAME CircularTrains-PT-768-CTLFireability-10
FORMULA_NAME CircularTrains-PT-768-CTLFireability-11
FORMULA_NAME CircularTrains-PT-768-CTLFireability-12
FORMULA_NAME CircularTrains-PT-768-CTLFireability-13
FORMULA_NAME CircularTrains-PT-768-CTLFireability-14
FORMULA_NAME CircularTrains-PT-768-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678308645096

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CircularTrains-PT-768
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-08 20:50:47] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 20:50:47] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 20:50:48] [INFO ] Load time of PNML (sax parser for PT used): 173 ms
[2023-03-08 20:50:48] [INFO ] Transformed 1536 places.
[2023-03-08 20:50:48] [INFO ] Transformed 768 transitions.
[2023-03-08 20:50:48] [INFO ] Parsed PT model containing 1536 places and 768 transitions and 3072 arcs in 283 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 17 ms.
Support contains 202 out of 1536 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1536/1536 places, 768/768 transitions.
Applied a total of 0 rules in 206 ms. Remains 1536 /1536 variables (removed 0) and now considering 768/768 (removed 0) transitions.
// Phase 1: matrix 768 rows 1536 cols
[2023-03-08 20:50:48] [INFO ] Computed 769 place invariants in 134 ms
[2023-03-08 20:50:50] [INFO ] Implicit Places using invariants in 2168 ms returned [14, 29, 102, 150, 244, 296, 600, 679, 681, 697, 699, 732, 767, 883, 884, 929, 940, 942, 948, 973, 975, 977, 991, 1005, 1071, 1073, 1079, 1088, 1150, 1168, 1185, 1198, 1204, 1211, 1229, 1247, 1273, 1299, 1337, 1338, 1339, 1350, 1385, 1391, 1450, 1485, 1487, 1497, 1513, 1517, 1527, 1531]
Discarding 52 places :
Implicit Place search using SMT only with invariants took 2219 ms to find 52 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 1484/1536 places, 768/768 transitions.
Applied a total of 0 rules in 181 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2606 ms. Remains : 1484/1536 places, 768/768 transitions.
Support contains 202 out of 1484 places after structural reductions.
[2023-03-08 20:50:51] [INFO ] Flatten gal took : 157 ms
[2023-03-08 20:50:51] [INFO ] Flatten gal took : 91 ms
[2023-03-08 20:50:51] [INFO ] Input system was already deterministic with 768 transitions.
Support contains 200 out of 1484 places (down from 202) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 819 ms. (steps per millisecond=12 ) properties (out of 75) seen :74
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 146 ms. (steps per millisecond=68 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 768 rows 1484 cols
[2023-03-08 20:50:52] [INFO ] Computed 717 place invariants in 40 ms
[2023-03-08 20:50:53] [INFO ] [Real]Absence check using 455 positive place invariants in 138 ms returned sat
[2023-03-08 20:50:53] [INFO ] [Real]Absence check using 455 positive and 262 generalized place invariants in 114 ms returned sat
[2023-03-08 20:50:54] [INFO ] After 1503ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-08 20:50:54] [INFO ] [Nat]Absence check using 455 positive place invariants in 134 ms returned sat
[2023-03-08 20:50:54] [INFO ] [Nat]Absence check using 455 positive and 262 generalized place invariants in 124 ms returned sat
[2023-03-08 20:50:55] [INFO ] After 863ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-08 20:50:55] [INFO ] After 974ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 65 ms.
[2023-03-08 20:50:55] [INFO ] After 1585ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 549 steps, including 0 resets, run visited all 1 properties in 43 ms. (steps per millisecond=12 )
Parikh walk visited 1 properties in 46 ms.
[2023-03-08 20:50:55] [INFO ] Flatten gal took : 62 ms
[2023-03-08 20:50:56] [INFO ] Flatten gal took : 65 ms
[2023-03-08 20:50:56] [INFO ] Input system was already deterministic with 768 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 13 rules applied. Total rules applied 13 place count 1484 transition count 755
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 26 place count 1471 transition count 755
Performed 39 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 39 Pre rules applied. Total rules applied 26 place count 1471 transition count 716
Deduced a syphon composed of 39 places in 2 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 2 with 78 rules applied. Total rules applied 104 place count 1432 transition count 716
Performed 39 Post agglomeration using F-continuation condition.Transition count delta: 39
Deduced a syphon composed of 39 places in 1 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 2 with 78 rules applied. Total rules applied 182 place count 1393 transition count 677
Applied a total of 182 rules in 400 ms. Remains 1393 /1484 variables (removed 91) and now considering 677/768 (removed 91) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 400 ms. Remains : 1393/1484 places, 677/768 transitions.
[2023-03-08 20:50:56] [INFO ] Flatten gal took : 45 ms
[2023-03-08 20:50:56] [INFO ] Flatten gal took : 47 ms
[2023-03-08 20:50:56] [INFO ] Input system was already deterministic with 677 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 105 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 105 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:50:56] [INFO ] Flatten gal took : 36 ms
[2023-03-08 20:50:56] [INFO ] Flatten gal took : 38 ms
[2023-03-08 20:50:57] [INFO ] Input system was already deterministic with 768 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 111 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 111 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:50:57] [INFO ] Flatten gal took : 39 ms
[2023-03-08 20:50:57] [INFO ] Flatten gal took : 37 ms
[2023-03-08 20:50:57] [INFO ] Input system was already deterministic with 768 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 66 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 67 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:50:57] [INFO ] Flatten gal took : 32 ms
[2023-03-08 20:50:57] [INFO ] Flatten gal took : 35 ms
[2023-03-08 20:50:57] [INFO ] Input system was already deterministic with 768 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 66 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 67 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:50:57] [INFO ] Flatten gal took : 31 ms
[2023-03-08 20:50:57] [INFO ] Flatten gal took : 35 ms
[2023-03-08 20:50:57] [INFO ] Input system was already deterministic with 768 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 13 rules applied. Total rules applied 13 place count 1484 transition count 755
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 26 place count 1471 transition count 755
Performed 37 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 37 Pre rules applied. Total rules applied 26 place count 1471 transition count 718
Deduced a syphon composed of 37 places in 1 ms
Reduce places removed 37 places and 0 transitions.
Iterating global reduction 2 with 74 rules applied. Total rules applied 100 place count 1434 transition count 718
Performed 39 Post agglomeration using F-continuation condition.Transition count delta: 39
Deduced a syphon composed of 39 places in 1 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 2 with 78 rules applied. Total rules applied 178 place count 1395 transition count 679
Applied a total of 178 rules in 199 ms. Remains 1395 /1484 variables (removed 89) and now considering 679/768 (removed 89) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 199 ms. Remains : 1395/1484 places, 679/768 transitions.
[2023-03-08 20:50:57] [INFO ] Flatten gal took : 28 ms
[2023-03-08 20:50:58] [INFO ] Flatten gal took : 33 ms
[2023-03-08 20:50:58] [INFO ] Input system was already deterministic with 679 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 13 rules applied. Total rules applied 13 place count 1484 transition count 755
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 26 place count 1471 transition count 755
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 36 Pre rules applied. Total rules applied 26 place count 1471 transition count 719
Deduced a syphon composed of 36 places in 1 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 98 place count 1435 transition count 719
Performed 38 Post agglomeration using F-continuation condition.Transition count delta: 38
Deduced a syphon composed of 38 places in 0 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 2 with 76 rules applied. Total rules applied 174 place count 1397 transition count 681
Applied a total of 174 rules in 187 ms. Remains 1397 /1484 variables (removed 87) and now considering 681/768 (removed 87) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 188 ms. Remains : 1397/1484 places, 681/768 transitions.
[2023-03-08 20:50:58] [INFO ] Flatten gal took : 31 ms
[2023-03-08 20:50:58] [INFO ] Flatten gal took : 28 ms
[2023-03-08 20:50:58] [INFO ] Input system was already deterministic with 681 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 64 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 64 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:50:58] [INFO ] Flatten gal took : 26 ms
[2023-03-08 20:50:58] [INFO ] Flatten gal took : 29 ms
[2023-03-08 20:50:58] [INFO ] Input system was already deterministic with 768 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 63 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 64 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:50:58] [INFO ] Flatten gal took : 25 ms
[2023-03-08 20:50:58] [INFO ] Flatten gal took : 27 ms
[2023-03-08 20:50:58] [INFO ] Input system was already deterministic with 768 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 67 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 68 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:50:58] [INFO ] Flatten gal took : 25 ms
[2023-03-08 20:50:58] [INFO ] Flatten gal took : 28 ms
[2023-03-08 20:50:58] [INFO ] Input system was already deterministic with 768 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 64 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 65 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:50:59] [INFO ] Flatten gal took : 25 ms
[2023-03-08 20:50:59] [INFO ] Flatten gal took : 27 ms
[2023-03-08 20:50:59] [INFO ] Input system was already deterministic with 768 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 66 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 68 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:50:59] [INFO ] Flatten gal took : 25 ms
[2023-03-08 20:50:59] [INFO ] Flatten gal took : 28 ms
[2023-03-08 20:50:59] [INFO ] Input system was already deterministic with 768 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 13 rules applied. Total rules applied 13 place count 1484 transition count 755
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 26 place count 1471 transition count 755
Performed 39 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 39 Pre rules applied. Total rules applied 26 place count 1471 transition count 716
Deduced a syphon composed of 39 places in 0 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 2 with 78 rules applied. Total rules applied 104 place count 1432 transition count 716
Performed 38 Post agglomeration using F-continuation condition.Transition count delta: 38
Deduced a syphon composed of 38 places in 0 ms
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 2 with 76 rules applied. Total rules applied 180 place count 1394 transition count 678
Applied a total of 180 rules in 185 ms. Remains 1394 /1484 variables (removed 90) and now considering 678/768 (removed 90) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 187 ms. Remains : 1394/1484 places, 678/768 transitions.
[2023-03-08 20:50:59] [INFO ] Flatten gal took : 22 ms
[2023-03-08 20:50:59] [INFO ] Flatten gal took : 25 ms
[2023-03-08 20:50:59] [INFO ] Input system was already deterministic with 678 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 63 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 64 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:50:59] [INFO ] Flatten gal took : 24 ms
[2023-03-08 20:50:59] [INFO ] Flatten gal took : 27 ms
[2023-03-08 20:50:59] [INFO ] Input system was already deterministic with 768 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 13 rules applied. Total rules applied 13 place count 1484 transition count 755
Reduce places removed 13 places and 0 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 26 place count 1471 transition count 755
Performed 39 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 39 Pre rules applied. Total rules applied 26 place count 1471 transition count 716
Deduced a syphon composed of 39 places in 1 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 2 with 78 rules applied. Total rules applied 104 place count 1432 transition count 716
Performed 39 Post agglomeration using F-continuation condition.Transition count delta: 39
Deduced a syphon composed of 39 places in 0 ms
Reduce places removed 39 places and 0 transitions.
Iterating global reduction 2 with 78 rules applied. Total rules applied 182 place count 1393 transition count 677
Applied a total of 182 rules in 168 ms. Remains 1393 /1484 variables (removed 91) and now considering 677/768 (removed 91) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 170 ms. Remains : 1393/1484 places, 677/768 transitions.
[2023-03-08 20:51:00] [INFO ] Flatten gal took : 22 ms
[2023-03-08 20:51:00] [INFO ] Flatten gal took : 25 ms
[2023-03-08 20:51:00] [INFO ] Input system was already deterministic with 677 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1484/1484 places, 768/768 transitions.
Applied a total of 0 rules in 64 ms. Remains 1484 /1484 variables (removed 0) and now considering 768/768 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 64 ms. Remains : 1484/1484 places, 768/768 transitions.
[2023-03-08 20:51:00] [INFO ] Flatten gal took : 24 ms
[2023-03-08 20:51:00] [INFO ] Flatten gal took : 26 ms
[2023-03-08 20:51:00] [INFO ] Input system was already deterministic with 768 transitions.
[2023-03-08 20:51:00] [INFO ] Flatten gal took : 27 ms
[2023-03-08 20:51:00] [INFO ] Flatten gal took : 28 ms
[2023-03-08 20:51:00] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 20:51:00] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1484 places, 768 transitions and 2968 arcs took 8 ms.
Total runtime 12480 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/465/ctl_0_ --ctl=/tmp/465/ctl_1_ --ctl=/tmp/465/ctl_2_ --ctl=/tmp/465/ctl_3_ --ctl=/tmp/465/ctl_4_ --ctl=/tmp/465/ctl_5_ --ctl=/tmp/465/ctl_6_ --ctl=/tmp/465/ctl_7_ --ctl=/tmp/465/ctl_8_ --ctl=/tmp/465/ctl_9_ --ctl=/tmp/465/ctl_10_ --ctl=/tmp/465/ctl_11_ --ctl=/tmp/465/ctl_12_ --ctl=/tmp/465/ctl_13_ --ctl=/tmp/465/ctl_14_ --ctl=/tmp/465/ctl_15_ --mu-par --mu-opt
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-00
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-01
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-02
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-03
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-04
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-05
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-06
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-07
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-08
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-09
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-10
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-11
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-12
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-13
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-14
Could not compute solution for formula : CircularTrains-PT-768-CTLFireability-15

BK_STOP 1678309022972

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name CircularTrains-PT-768-CTLFireability-00
ctl formula formula --ctl=/tmp/465/ctl_0_
ctl formula name CircularTrains-PT-768-CTLFireability-01
ctl formula formula --ctl=/tmp/465/ctl_1_
ctl formula name CircularTrains-PT-768-CTLFireability-02
ctl formula formula --ctl=/tmp/465/ctl_2_
ctl formula name CircularTrains-PT-768-CTLFireability-03
ctl formula formula --ctl=/tmp/465/ctl_3_
ctl formula name CircularTrains-PT-768-CTLFireability-04
ctl formula formula --ctl=/tmp/465/ctl_4_
ctl formula name CircularTrains-PT-768-CTLFireability-05
ctl formula formula --ctl=/tmp/465/ctl_5_
ctl formula name CircularTrains-PT-768-CTLFireability-06
ctl formula formula --ctl=/tmp/465/ctl_6_
ctl formula name CircularTrains-PT-768-CTLFireability-07
ctl formula formula --ctl=/tmp/465/ctl_7_
ctl formula name CircularTrains-PT-768-CTLFireability-08
ctl formula formula --ctl=/tmp/465/ctl_8_
ctl formula name CircularTrains-PT-768-CTLFireability-09
ctl formula formula --ctl=/tmp/465/ctl_9_
ctl formula name CircularTrains-PT-768-CTLFireability-10
ctl formula formula --ctl=/tmp/465/ctl_10_
ctl formula name CircularTrains-PT-768-CTLFireability-11
ctl formula formula --ctl=/tmp/465/ctl_11_
ctl formula name CircularTrains-PT-768-CTLFireability-12
ctl formula formula --ctl=/tmp/465/ctl_12_
ctl formula name CircularTrains-PT-768-CTLFireability-13
ctl formula formula --ctl=/tmp/465/ctl_13_
ctl formula name CircularTrains-PT-768-CTLFireability-14
ctl formula formula --ctl=/tmp/465/ctl_14_
ctl formula name CircularTrains-PT-768-CTLFireability-15
ctl formula formula --ctl=/tmp/465/ctl_15_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 1484 places, 768 transitions and 2968 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.010 real 0.010 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 768->768 groups
pnml2lts-sym: Regrouping took 0.390 real 0.380 user 0.000 sys
pnml2lts-sym: state vector length is 1484; there are 768 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Exploration took 44853229 group checks and 0 next state calls
pnml2lts-sym: reachability took 359.460 real 1427.510 user 8.900 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.260 real 1.020 user 0.000 sys
pnml2lts-sym: state space has 3.40388971670439e+177 states, 608979 nodes
double free or corruption (out)

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircularTrains-PT-768"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is CircularTrains-PT-768, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r073-smll-167814399200194"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircularTrains-PT-768.tgz
mv CircularTrains-PT-768 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;