fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r071-smll-167814397700210
Last Updated
May 14, 2023

About the Execution of LoLa+red for ClientsAndServers-PT-N0002P0

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1241.159 93979.00 102106.00 600.30 FFFTFFTTTTFTTFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r071-smll-167814397700210.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ClientsAndServers-PT-N0002P0, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-167814397700210
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 396K
-rw-r--r-- 1 mcc users 5.8K Feb 26 13:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 58K Feb 26 13:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 26 13:26 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 13:26 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Feb 26 13:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 107K Feb 26 13:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 13:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 40K Feb 26 13:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 9.1K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-00
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-01
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-02
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-03
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-04
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-05
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-06
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-07
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-08
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-09
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-10
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-11
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-12
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-13
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-14
FORMULA_NAME ClientsAndServers-PT-N0002P0-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678257166348

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ClientsAndServers-PT-N0002P0
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-08 06:32:49] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-08 06:32:49] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-08 06:32:49] [INFO ] Load time of PNML (sax parser for PT used): 45 ms
[2023-03-08 06:32:49] [INFO ] Transformed 25 places.
[2023-03-08 06:32:49] [INFO ] Transformed 18 transitions.
[2023-03-08 06:32:49] [INFO ] Parsed PT model containing 25 places and 18 transitions and 54 arcs in 182 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 23 ms.
Support contains 25 out of 25 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Applied a total of 0 rules in 20 ms. Remains 25 /25 variables (removed 0) and now considering 18/18 (removed 0) transitions.
// Phase 1: matrix 18 rows 25 cols
[2023-03-08 06:32:49] [INFO ] Computed 8 place invariants in 11 ms
[2023-03-08 06:32:50] [INFO ] Implicit Places using invariants in 255 ms returned []
[2023-03-08 06:32:50] [INFO ] Invariant cache hit.
[2023-03-08 06:32:50] [INFO ] Implicit Places using invariants and state equation in 133 ms returned []
Implicit Place search using SMT with State Equation took 456 ms to find 0 implicit places.
[2023-03-08 06:32:50] [INFO ] Invariant cache hit.
[2023-03-08 06:32:50] [INFO ] Dead Transitions using invariants and state equation in 83 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 563 ms. Remains : 25/25 places, 18/18 transitions.
Support contains 25 out of 25 places after structural reductions.
[2023-03-08 06:32:50] [INFO ] Flatten gal took : 33 ms
[2023-03-08 06:32:50] [INFO ] Flatten gal took : 12 ms
[2023-03-08 06:32:50] [INFO ] Input system was already deterministic with 18 transitions.
Incomplete random walk after 10000 steps, including 29 resets, run finished after 370 ms. (steps per millisecond=27 ) properties (out of 34) seen :33
Incomplete Best-First random walk after 10000 steps, including 5 resets, run finished after 71 ms. (steps per millisecond=140 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-08 06:32:51] [INFO ] Invariant cache hit.
[2023-03-08 06:32:51] [INFO ] After 53ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 8 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 7 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 24 transition count 18
Applied a total of 1 rules in 3 ms. Remains 24 /25 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 24/25 places, 18/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 4 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 12 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 23 transition count 17
Reduce places removed 1 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 22 transition count 15
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 8 place count 20 transition count 15
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 8 place count 20 transition count 14
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 10 place count 19 transition count 14
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 12 place count 18 transition count 13
Applied a total of 12 rules in 18 ms. Remains 18 /25 variables (removed 7) and now considering 13/18 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 18/25 places, 13/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 4 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 13 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 24 transition count 18
Applied a total of 1 rules in 1 ms. Remains 24 /25 variables (removed 1) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 24/25 places, 18/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 4 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 4 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 21 transition count 15
Reduce places removed 3 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 4 rules applied. Total rules applied 11 place count 18 transition count 14
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 12 place count 17 transition count 14
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 12 place count 17 transition count 13
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 14 place count 16 transition count 13
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 20 place count 13 transition count 10
Applied a total of 20 rules in 24 ms. Remains 13 /25 variables (removed 12) and now considering 10/18 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 13/25 places, 10/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 2 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 2 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 22 transition count 13
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 1 with 5 rules applied. Total rules applied 13 place count 17 transition count 13
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 13 place count 17 transition count 10
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 19 place count 14 transition count 10
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 23 place count 12 transition count 8
Applied a total of 23 rules in 5 ms. Remains 12 /25 variables (removed 13) and now considering 8/18 (removed 10) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 12/25 places, 8/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 1 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 1 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 23 transition count 18
Applied a total of 2 rules in 1 ms. Remains 23 /25 variables (removed 2) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 23/25 places, 18/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 21 transition count 12
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 16 place count 15 transition count 12
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 16 place count 15 transition count 11
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 18 place count 14 transition count 11
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 26 place count 10 transition count 7
Applied a total of 26 rules in 5 ms. Remains 10 /25 variables (removed 15) and now considering 7/18 (removed 11) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 10/25 places, 7/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 21 transition count 14
Reduce places removed 4 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 5 rules applied. Total rules applied 13 place count 17 transition count 13
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 14 place count 16 transition count 13
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 14 place count 16 transition count 10
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 20 place count 13 transition count 10
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 26 place count 10 transition count 7
Applied a total of 26 rules in 6 ms. Remains 10 /25 variables (removed 15) and now considering 7/18 (removed 11) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 10/25 places, 7/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Applied a total of 0 rules in 1 ms. Remains 25 /25 variables (removed 0) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 25/25 places, 18/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 3 places :
Implicit places reduction removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 18
Applied a total of 3 rules in 2 ms. Remains 22 /25 variables (removed 3) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 22/25 places, 18/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 10 rules applied. Total rules applied 10 place count 21 transition count 12
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 16 place count 15 transition count 12
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 16 place count 15 transition count 10
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 20 place count 13 transition count 10
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 28 place count 9 transition count 6
Applied a total of 28 rules in 5 ms. Remains 9 /25 variables (removed 16) and now considering 6/18 (removed 12) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 9/25 places, 6/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 1 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 1 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 18/18 transitions.
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 21 transition count 18
Applied a total of 4 rules in 1 ms. Remains 21 /25 variables (removed 4) and now considering 18/18 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 21/25 places, 18/18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 2 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 3 ms
[2023-03-08 06:32:51] [INFO ] Input system was already deterministic with 18 transitions.
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 5 ms
[2023-03-08 06:32:51] [INFO ] Flatten gal took : 5 ms
[2023-03-08 06:32:51] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-08 06:32:51] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 25 places, 18 transitions and 54 arcs took 0 ms.
Total runtime 2403 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ClientsAndServers-PT-N0002P0
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
CTLFireability

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ClientsAndServers-PT-N0002P0-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678257260327

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type EXCL) for 3 ClientsAndServers-PT-N0002P0-CTLFireability-01
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 4 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-01
lola: result : false
lola: markings : 96826
lola: fired transitions : 303370
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 ClientsAndServers-PT-N0002P0-CTLFireability-15
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-15
lola: result : true
lola: markings : 100
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 ClientsAndServers-PT-N0002P0-CTLFireability-14
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-14
lola: result : false
lola: markings : 99
lola: fired transitions : 100
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 ClientsAndServers-PT-N0002P0-CTLFireability-12
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-12
lola: result : true
lola: markings : 101
lola: fired transitions : 202
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 ClientsAndServers-PT-N0002P0-CTLFireability-11
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-11
lola: result : true
lola: markings : 2005
lola: fired transitions : 2789
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 24 ClientsAndServers-PT-N0002P0-CTLFireability-08
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-08
lola: result : true
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ClientsAndServers-PT-N0002P0-CTLFireability-07
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-07
lola: result : true
lola: markings : 1322
lola: fired transitions : 2108
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 ClientsAndServers-PT-N0002P0-CTLFireability-05
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-05
lola: result : false
lola: markings : 102
lola: fired transitions : 296
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ClientsAndServers-PT-N0002P0-CTLFireability-04
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-04
lola: result : false
lola: markings : 78
lola: fired transitions : 92
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 ClientsAndServers-PT-N0002P0-CTLFireability-02
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-02
lola: result : false
lola: markings : 662
lola: fired transitions : 834
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ClientsAndServers-PT-N0002P0-CTLFireability-00
lola: time limit : 514 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/514 3/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 611888 m, 122377 m/sec, 3575205 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/514 6/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 1221029 m, 121828 m/sec, 7391777 t fired, .

Time elapsed: 10 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/514 8/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 1896274 m, 135049 m/sec, 11755638 t fired, .

Time elapsed: 15 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/514 11/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 2558137 m, 132372 m/sec, 16272061 t fired, .

Time elapsed: 20 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/514 14/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 3143596 m, 117091 m/sec, 20645361 t fired, .

Time elapsed: 25 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/514 15/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 3623533 m, 95987 m/sec, 24336031 t fired, .

Time elapsed: 30 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/514 17/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 4084564 m, 92206 m/sec, 27999443 t fired, .

Time elapsed: 35 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/514 19/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 4599720 m, 103031 m/sec, 32188085 t fired, .

Time elapsed: 40 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/514 22/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 5099039 m, 99863 m/sec, 36392946 t fired, .

Time elapsed: 45 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/514 23/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 5572582 m, 94708 m/sec, 40458581 t fired, .

Time elapsed: 50 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/514 25/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 6052635 m, 96010 m/sec, 44721776 t fired, .

Time elapsed: 55 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/514 27/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 6515584 m, 92589 m/sec, 48979732 t fired, .

Time elapsed: 60 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/514 29/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 6970864 m, 91056 m/sec, 53358206 t fired, .

Time elapsed: 65 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/514 30/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 7077548 m, 21336 m/sec, 56780756 t fired, .

Time elapsed: 70 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/514 30/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 7078718 m, 234 m/sec, 59753787 t fired, .

Time elapsed: 75 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/514 30/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 7080168 m, 290 m/sec, 62989738 t fired, .

Time elapsed: 80 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ 0 1 0 0 3 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG 0 1 0 0 1 0 0 0
ClientsAndServers-PT-N0002P0-CTLFireability-13: F 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/514 30/32 ClientsAndServers-PT-N0002P0-CTLFireability-00 7081450 m, 256 m/sec, 66395150 t fired, .

Time elapsed: 85 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-00
lola: result : false
lola: markings : 7081638
lola: fired transitions : 67419708
lola: time used : 86.000000
lola: memory pages used : 30
lola: LAUNCH task # 52 (type EXCL) for 43 ClientsAndServers-PT-N0002P0-CTLFireability-13
lola: time limit : 585 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-13
lola: result : true
lola: markings : 171
lola: fired transitions : 187
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 ClientsAndServers-PT-N0002P0-CTLFireability-09
lola: time limit : 702 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-09
lola: result : true
lola: markings : 67607
lola: fired transitions : 205621
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 ClientsAndServers-PT-N0002P0-CTLFireability-10
lola: time limit : 878 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-10
lola: result : false
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 ClientsAndServers-PT-N0002P0-CTLFireability-06
lola: time limit : 1171 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-06
lola: result : true
lola: markings : 61873
lola: fired transitions : 276212
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 24 ClientsAndServers-PT-N0002P0-CTLFireability-08
lola: time limit : 1756 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-08
lola: result : true
lola: markings : 471
lola: fired transitions : 643
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ClientsAndServers-PT-N0002P0-CTLFireability-03
lola: time limit : 3513 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for ClientsAndServers-PT-N0002P0-CTLFireability-03
lola: result : true
lola: markings : 5123
lola: fired transitions : 15218
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ClientsAndServers-PT-N0002P0-CTLFireability-00: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-01: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-02: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-03: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-04: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-05: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-06: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-07: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-08: CONJ true CONJ
ClientsAndServers-PT-N0002P0-CTLFireability-09: AGEF true tscc_search
ClientsAndServers-PT-N0002P0-CTLFireability-10: EG false state space / EG
ClientsAndServers-PT-N0002P0-CTLFireability-11: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-12: CTL true CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-13: F false state space / EG
ClientsAndServers-PT-N0002P0-CTLFireability-14: CTL false CTL model checker
ClientsAndServers-PT-N0002P0-CTLFireability-15: CTL true CTL model checker


Time elapsed: 87 secs. Pages in use: 30

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ClientsAndServers-PT-N0002P0"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ClientsAndServers-PT-N0002P0, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-167814397700210"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ClientsAndServers-PT-N0002P0.tgz
mv ClientsAndServers-PT-N0002P0 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;