Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r071-smll-167814397500044.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CSRepetitions-COL-10, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-smll-167814397500044
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 8.8K Feb 25 12:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 25 12:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 25 12:30 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 12:30 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 15:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K Feb 25 15:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 15:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 25 13:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 139K Feb 25 13:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Feb 25 13:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 59K Feb 25 13:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 18K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-00
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-01
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-02
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-03
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-04
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-05
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-06
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-07
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-08
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-09
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-10
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-11
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-12
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-13
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-14
FORMULA_NAME CSRepetitions-COL-10-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678227447290

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CSRepetitions-COL-10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-07 22:17:30] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-07 22:17:30] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-07 22:17:30] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-07 22:17:31] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-07 22:17:31] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 936 ms
[2023-03-07 22:17:31] [INFO ] Imported 6 HL places and 5 HL transitions for a total of 1311 PT places and 2300.0 transition bindings in 28 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 22 ms.
Working with output stream class java.io.PrintStream
[2023-03-07 22:17:31] [INFO ] Built PT skeleton of HLPN with 6 places and 5 transitions 15 arcs in 8 ms.
[2023-03-07 22:17:31] [INFO ] Skeletonized 16 HLPN properties in 3 ms.
Initial state reduction rules removed 1 formulas.
FORMULA CSRepetitions-COL-10-LTLFireability-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA CSRepetitions-COL-10-LTLFireability-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 1 stable transitions
Remains 9 properties that can be checked using skeleton over-approximation.
Computed a total of 0 stabilizing places and 1 stable transitions
Finished random walk after 124 steps, including 0 resets, run visited all 7 properties in 15 ms. (steps per millisecond=8 )
[2023-03-07 22:17:32] [INFO ] Flatten gal took : 27 ms
[2023-03-07 22:17:32] [INFO ] Flatten gal took : 5 ms
Transition Send_Answer forces synchronizations/join behavior on parameter c of sort Client
Symmetric sort wr.t. initial and guards and successors and join/free detected :Server
Symmetric sort wr.t. initial detected :Server
Symmetric sort wr.t. initial and guards detected :Server
Applying symmetric unfolding of full symmetric sort :Server domain size was 10
[2023-03-07 22:17:32] [INFO ] Unfolded HLPN to a Petri net with 402 places and 500 transitions 1500 arcs in 47 ms.
[2023-03-07 22:17:32] [INFO ] Unfolded 14 HLPN properties in 2 ms.
Initial state reduction rules removed 1 formulas.
FORMULA CSRepetitions-COL-10-LTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 402 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 22 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
// Phase 1: matrix 500 rows 402 cols
[2023-03-07 22:17:32] [INFO ] Computed 101 place invariants in 36 ms
[2023-03-07 22:17:32] [INFO ] Implicit Places using invariants in 446 ms returned []
[2023-03-07 22:17:32] [INFO ] Invariant cache hit.
[2023-03-07 22:17:33] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:17:33] [INFO ] Implicit Places using invariants and state equation in 616 ms returned []
Implicit Place search using SMT with State Equation took 1116 ms to find 0 implicit places.
[2023-03-07 22:17:33] [INFO ] Invariant cache hit.
[2023-03-07 22:17:34] [INFO ] Dead Transitions using invariants and state equation in 512 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1666 ms. Remains : 402/402 places, 500/500 transitions.
Support contains 402 out of 402 places after structural reductions.
[2023-03-07 22:17:34] [INFO ] Flatten gal took : 115 ms
[2023-03-07 22:17:34] [INFO ] Flatten gal took : 114 ms
[2023-03-07 22:17:35] [INFO ] Input system was already deterministic with 500 transitions.
Finished random walk after 148 steps, including 0 resets, run visited all 9 properties in 28 ms. (steps per millisecond=5 )
FORMULA CSRepetitions-COL-10-LTLFireability-14 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Computed a total of 0 stabilizing places and 100 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((p0 U p1)))'
Support contains 401 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 6 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:17:35] [INFO ] Invariant cache hit.
[2023-03-07 22:17:35] [INFO ] Implicit Places using invariants in 116 ms returned []
[2023-03-07 22:17:35] [INFO ] Invariant cache hit.
[2023-03-07 22:17:35] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:17:36] [INFO ] Implicit Places using invariants and state equation in 310 ms returned []
Implicit Place search using SMT with State Equation took 429 ms to find 0 implicit places.
[2023-03-07 22:17:36] [INFO ] Invariant cache hit.
[2023-03-07 22:17:36] [INFO ] Dead Transitions using invariants and state equation in 369 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 805 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 337 ms :[(NOT p1), (NOT p1), true]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=(AND (NOT p1) p0), acceptance={0} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=0 dest: 2}], [{ cond=true, acceptance={} source=1 dest: 0}], [{ cond=true, acceptance={0} source=2 dest: 2}]], initial=1, aps=[p1:(OR (AND (GEQ s44 1) (GEQ s345 1)) (AND (GEQ s49 1) (GEQ s350 1)) (AND (GEQ s39 1) (GEQ s340 1)) (AND (GEQ s34 1) (GEQ s335 1)) (AND (GEQ s54 1) (GEQ s...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 3 ms.
FORMULA CSRepetitions-COL-10-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property CSRepetitions-COL-10-LTLFireability-00 finished in 1235 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(F((p0||X(p1))))))'
Support contains 202 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 49 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:17:36] [INFO ] Invariant cache hit.
[2023-03-07 22:17:37] [INFO ] Implicit Places using invariants in 227 ms returned []
[2023-03-07 22:17:37] [INFO ] Invariant cache hit.
[2023-03-07 22:17:37] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:17:37] [INFO ] Implicit Places using invariants and state equation in 483 ms returned []
Implicit Place search using SMT with State Equation took 713 ms to find 0 implicit places.
[2023-03-07 22:17:37] [INFO ] Invariant cache hit.
[2023-03-07 22:17:38] [INFO ] Dead Transitions using invariants and state equation in 551 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1315 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 204 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 3}], [{ cond=true, acceptance={} source=3 dest: 0}]], initial=2, aps=[p0:(AND (OR (LT s0 1) (LT s21 1)) (OR (LT s0 1) (LT s86 1)) (OR (LT s0 1) (LT s17 1)) (OR (LT s0 1) (LT s82 1)) (OR (LT s0 1) (LT s29 1)) (OR (LT s0 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 19385 reset in 1581 ms.
Product exploration explored 100000 steps with 19105 reset in 1353 ms.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND p0 p1), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 111 ms. Reduced automaton from 4 states, 4 edges and 2 AP (stutter sensitive) to 4 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 144 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Finished random walk after 12 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=6 )
Knowledge obtained : [(AND p0 p1), (X (X (NOT p0)))]
False Knowledge obtained : [(F (AND (NOT p1) (NOT p0)))]
Knowledge based reduction with 2 factoid took 112 ms. Reduced automaton from 4 states, 4 edges and 2 AP (stutter sensitive) to 4 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 147 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Stuttering acceptance computed with spot in 167 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Support contains 202 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 12 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:17:42] [INFO ] Invariant cache hit.
[2023-03-07 22:17:42] [INFO ] Implicit Places using invariants in 219 ms returned []
[2023-03-07 22:17:42] [INFO ] Invariant cache hit.
[2023-03-07 22:17:42] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:17:42] [INFO ] Implicit Places using invariants and state equation in 498 ms returned []
Implicit Place search using SMT with State Equation took 720 ms to find 0 implicit places.
[2023-03-07 22:17:42] [INFO ] Invariant cache hit.
[2023-03-07 22:17:43] [INFO ] Dead Transitions using invariants and state equation in 583 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1317 ms. Remains : 402/402 places, 500/500 transitions.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND p1 p0), true]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 136 ms. Reduced automaton from 4 states, 4 edges and 2 AP (stutter sensitive) to 4 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 188 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Finished random walk after 14 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=7 )
Knowledge obtained : [(AND p1 p0), true]
False Knowledge obtained : [(F (AND (NOT p0) (NOT p1)))]
Knowledge based reduction with 2 factoid took 153 ms. Reduced automaton from 4 states, 4 edges and 2 AP (stutter sensitive) to 4 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 201 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 184 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 188 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 19287 reset in 1127 ms.
Product exploration explored 100000 steps with 19339 reset in 1193 ms.
Applying partial POR strategy [true, false, false, false]
Stuttering acceptance computed with spot in 193 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Support contains 202 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 33 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:17:47] [INFO ] Redundant transitions in 38 ms returned []
[2023-03-07 22:17:47] [INFO ] Invariant cache hit.
[2023-03-07 22:17:47] [INFO ] Dead Transitions using invariants and state equation in 473 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 556 ms. Remains : 402/402 places, 500/500 transitions.
Support contains 202 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 11 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:17:47] [INFO ] Invariant cache hit.
[2023-03-07 22:17:48] [INFO ] Implicit Places using invariants in 176 ms returned []
[2023-03-07 22:17:48] [INFO ] Invariant cache hit.
[2023-03-07 22:17:48] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:17:48] [INFO ] Implicit Places using invariants and state equation in 441 ms returned []
Implicit Place search using SMT with State Equation took 620 ms to find 0 implicit places.
[2023-03-07 22:17:48] [INFO ] Invariant cache hit.
[2023-03-07 22:17:48] [INFO ] Dead Transitions using invariants and state equation in 485 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1119 ms. Remains : 402/402 places, 500/500 transitions.
Treatment of property CSRepetitions-COL-10-LTLFireability-01 finished in 12474 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((G(F(p0))&&F(!p1))))'
Support contains 300 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 6 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:17:49] [INFO ] Invariant cache hit.
[2023-03-07 22:17:49] [INFO ] Implicit Places using invariants in 123 ms returned []
[2023-03-07 22:17:49] [INFO ] Invariant cache hit.
[2023-03-07 22:17:49] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:17:49] [INFO ] Implicit Places using invariants and state equation in 362 ms returned []
Implicit Place search using SMT with State Equation took 489 ms to find 0 implicit places.
[2023-03-07 22:17:49] [INFO ] Invariant cache hit.
[2023-03-07 22:17:50] [INFO ] Dead Transitions using invariants and state equation in 474 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 976 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 250 ms :[(OR (NOT p0) p1), (OR (NOT p0) p1), (NOT p0), (NOT p0), p1]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={} source=1 dest: 2}, { cond=true, acceptance={} source=1 dest: 3}, { cond=p1, acceptance={} source=1 dest: 4}], [{ cond=(NOT p0), acceptance={0} source=2 dest: 2}], [{ cond=(NOT p0), acceptance={} source=3 dest: 2}, { cond=true, acceptance={} source=3 dest: 3}], [{ cond=p1, acceptance={0} source=4 dest: 4}]], initial=0, aps=[p0:(AND (LT s131 1) (LT s192 1) (LT s135 1) (LT s196 1) (LT s139 1) (LT s200 1) (LT s143 1) (LT s147 1) (LT s151 1) (LT s155 1) (LT s159 1) (LT s163 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 785 reset in 1015 ms.
Product exploration explored 100000 steps with 796 reset in 1093 ms.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND p0 (NOT p1)), (X p0), (X (NOT p1)), true, (X (X (NOT p1)))]
False Knowledge obtained : [(X (X (NOT p0))), (X (X p0))]
Knowledge sufficient to adopt a stutter insensitive property.
Knowledge based reduction with 5 factoid took 350 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 93 ms :[(NOT p0), (NOT p0)]
Finished random walk after 24 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=12 )
Knowledge obtained : [(AND p0 (NOT p1)), (X p0), (X (NOT p1)), true, (X (X (NOT p1)))]
False Knowledge obtained : [(X (X (NOT p0))), (X (X p0)), (F (NOT p0))]
Knowledge based reduction with 5 factoid took 383 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 102 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 90 ms :[(NOT p0), (NOT p0)]
Support contains 100 out of 402 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 26 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:17:53] [INFO ] Invariant cache hit.
[2023-03-07 22:17:53] [INFO ] Implicit Places using invariants in 87 ms returned []
[2023-03-07 22:17:53] [INFO ] Invariant cache hit.
[2023-03-07 22:17:54] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:17:54] [INFO ] Implicit Places using invariants and state equation in 296 ms returned []
Implicit Place search using SMT with State Equation took 390 ms to find 0 implicit places.
[2023-03-07 22:17:54] [INFO ] Redundant transitions in 5 ms returned []
[2023-03-07 22:17:54] [INFO ] Invariant cache hit.
[2023-03-07 22:17:54] [INFO ] Dead Transitions using invariants and state equation in 353 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 785 ms. Remains : 402/402 places, 500/500 transitions.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [p0, (X p0)]
False Knowledge obtained : [(X (X (NOT p0))), (X (X p0))]
Knowledge based reduction with 2 factoid took 164 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 93 ms :[(NOT p0), (NOT p0)]
Finished random walk after 19 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=9 )
Knowledge obtained : [p0, (X p0)]
False Knowledge obtained : [(X (X (NOT p0))), (X (X p0)), (F (NOT p0))]
Knowledge based reduction with 2 factoid took 203 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 134 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 103 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 95 ms :[(NOT p0), (NOT p0)]
Product exploration explored 100000 steps with 795 reset in 1017 ms.
Product exploration explored 100000 steps with 786 reset in 1281 ms.
Support contains 100 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Performed 100 Post agglomeration using F-continuation condition.Transition count delta: 100
Deduced a syphon composed of 100 places in 0 ms
Reduce places removed 200 places and 0 transitions.
Iterating global reduction 0 with 300 rules applied. Total rules applied 300 place count 202 transition count 400
Discarding 99 places :
Symmetric choice reduction at 0 with 99 rule applications. Total rules 399 place count 103 transition count 301
Iterating global reduction 0 with 99 rules applied. Total rules applied 498 place count 103 transition count 301
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 501 place count 101 transition count 300
Applied a total of 501 rules in 58 ms. Remains 101 /402 variables (removed 301) and now considering 300/500 (removed 200) transitions.
// Phase 1: matrix 300 rows 101 cols
[2023-03-07 22:17:57] [INFO ] Computed 0 place invariants in 16 ms
[2023-03-07 22:17:57] [INFO ] Implicit Places using invariants in 88 ms returned []
[2023-03-07 22:17:57] [INFO ] Invariant cache hit.
[2023-03-07 22:17:57] [INFO ] Implicit Places using invariants and state equation in 125 ms returned []
Implicit Place search using SMT with State Equation took 221 ms to find 0 implicit places.
[2023-03-07 22:17:57] [INFO ] Redundant transitions in 3 ms returned []
[2023-03-07 22:17:57] [INFO ] Invariant cache hit.
[2023-03-07 22:17:58] [INFO ] Dead Transitions using invariants and state equation in 232 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 101/402 places, 300/500 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 531 ms. Remains : 101/402 places, 300/500 transitions.
Treatment of property CSRepetitions-COL-10-LTLFireability-03 finished in 9084 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((G(!(((p1 U p2)&&F(p3))||p0)) U p1)))'
Support contains 401 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 31 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
// Phase 1: matrix 500 rows 402 cols
[2023-03-07 22:17:58] [INFO ] Computed 101 place invariants in 7 ms
[2023-03-07 22:17:58] [INFO ] Implicit Places using invariants in 127 ms returned []
[2023-03-07 22:17:58] [INFO ] Invariant cache hit.
[2023-03-07 22:17:58] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:17:58] [INFO ] Implicit Places using invariants and state equation in 352 ms returned []
Implicit Place search using SMT with State Equation took 485 ms to find 0 implicit places.
[2023-03-07 22:17:58] [INFO ] Redundant transitions in 6 ms returned []
[2023-03-07 22:17:58] [INFO ] Invariant cache hit.
[2023-03-07 22:17:59] [INFO ] Dead Transitions using invariants and state equation in 506 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 1059 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 404 ms :[(NOT p1), true, p3, (OR p0 (AND p2 p3)), (NOT p1), p2]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=(OR p1 (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p3))), acceptance={} source=0 dest: 0}, { cond=(OR (AND (NOT p1) p0) (AND (NOT p1) p2 p3)), acceptance={} source=0 dest: 1}, { cond=(AND (NOT p1) (NOT p0) p2 (NOT p3)), acceptance={} source=0 dest: 2}, { cond=(OR (AND (NOT p1) (NOT p0) (NOT p2)) (AND (NOT p1) (NOT p0) (NOT p3))), acceptance={} source=0 dest: 3}, { cond=(OR (AND (NOT p1) (NOT p0) (NOT p2)) (AND (NOT p1) (NOT p0) (NOT p3))), acceptance={} source=0 dest: 4}], [{ cond=true, acceptance={0} source=1 dest: 1}], [{ cond=p3, acceptance={} source=2 dest: 1}, { cond=(NOT p3), acceptance={} source=2 dest: 2}], [{ cond=(OR p0 (AND p2 p3)), acceptance={} source=3 dest: 1}, { cond=(AND (NOT p0) p2 (NOT p3)), acceptance={} source=3 dest: 2}, { cond=(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p3))), acceptance={} source=3 dest: 3}, { cond=(AND p1 (NOT p0) (NOT p2) p3), acceptance={} source=3 dest: 5}], [{ cond=(OR (AND (NOT p1) p0) (AND (NOT p1) p2 p3)), acceptance={0} source=4 dest: 1}, { cond=(AND (NOT p1) (NOT p0) p2 (NOT p3)), acceptance={0} source=4 dest: 2}, { cond=(OR (AND (NOT p1) (NOT p0) (NOT p2)) (AND (NOT p1) (NOT p0) (NOT p3))), acceptance={0} source=4 dest: 3}, { cond=(OR (AND (NOT p1) (NOT p0) (NOT p2)) (AND (NOT p1) (NOT p0) (NOT p3))), acceptance={0} source=4 dest: 4}], [{ cond=p2, acceptance={} source=5 dest: 1}, { cond=(AND p1 (NOT p2)), acceptance={} source=5 dest: 5}]], initial=0, aps=[p1:(OR (GEQ s261 1) (GEQ s257 1) (GEQ s269 1) (GEQ s265 1) (GEQ s204 1) (GEQ s277 1) (GEQ s208 1) (GEQ s273 1) (GEQ s212 1) (GEQ s285 1) (GEQ s216 1) (GEQ...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null][true, true, true, true, true, true]]
Entered a terminal (fully accepting) state of product in 129 steps with 0 reset in 7 ms.
FORMULA CSRepetitions-COL-10-LTLFireability-06 FALSE TECHNIQUES STUTTER_TEST
Treatment of property CSRepetitions-COL-10-LTLFireability-06 finished in 1511 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F(p0)))'
Support contains 200 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 8 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:17:59] [INFO ] Invariant cache hit.
[2023-03-07 22:17:59] [INFO ] Implicit Places using invariants in 146 ms returned []
[2023-03-07 22:17:59] [INFO ] Invariant cache hit.
[2023-03-07 22:18:00] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:00] [INFO ] Implicit Places using invariants and state equation in 343 ms returned []
Implicit Place search using SMT with State Equation took 494 ms to find 0 implicit places.
[2023-03-07 22:18:00] [INFO ] Invariant cache hit.
[2023-03-07 22:18:00] [INFO ] Dead Transitions using invariants and state equation in 426 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 932 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 89 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(OR (AND (GEQ s44 1) (GEQ s345 1)) (AND (GEQ s49 1) (GEQ s350 1)) (AND (GEQ s39 1) (GEQ s340 1)) (AND (GEQ s34 1) (GEQ s335 1)) (AND (GEQ s54 1) (GEQ s...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null][false, false]]
Stuttering criterion allowed to conclude after 14941 steps with 356 reset in 449 ms.
FORMULA CSRepetitions-COL-10-LTLFireability-07 FALSE TECHNIQUES STUTTER_TEST
Treatment of property CSRepetitions-COL-10-LTLFireability-07 finished in 1502 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(!p0)||F(G(p1))))'
Support contains 201 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 28 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:01] [INFO ] Invariant cache hit.
[2023-03-07 22:18:01] [INFO ] Implicit Places using invariants in 111 ms returned []
[2023-03-07 22:18:01] [INFO ] Invariant cache hit.
[2023-03-07 22:18:01] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:01] [INFO ] Implicit Places using invariants and state equation in 363 ms returned []
Implicit Place search using SMT with State Equation took 478 ms to find 0 implicit places.
[2023-03-07 22:18:01] [INFO ] Redundant transitions in 5 ms returned []
[2023-03-07 22:18:01] [INFO ] Invariant cache hit.
[2023-03-07 22:18:02] [INFO ] Dead Transitions using invariants and state equation in 344 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 865 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 152 ms :[(AND p0 (NOT p1)), (NOT p1)]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-08 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 0}, { cond=p0, acceptance={} source=0 dest: 1}], [{ cond=p1, acceptance={} source=1 dest: 1}, { cond=(NOT p1), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (OR (LT s0 1) (LT s21 1)) (OR (LT s0 1) (LT s86 1)) (OR (LT s0 1) (LT s17 1)) (OR (LT s0 1) (LT s82 1)) (OR (LT s0 1) (LT s29 1)) (OR (LT s0 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null, null][true, true]]
Stuttering criterion allowed to conclude after 156 steps with 0 reset in 3 ms.
FORMULA CSRepetitions-COL-10-LTLFireability-08 FALSE TECHNIQUES STUTTER_TEST
Treatment of property CSRepetitions-COL-10-LTLFireability-08 finished in 1045 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 101 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 8 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:02] [INFO ] Invariant cache hit.
[2023-03-07 22:18:02] [INFO ] Implicit Places using invariants in 161 ms returned []
[2023-03-07 22:18:02] [INFO ] Invariant cache hit.
[2023-03-07 22:18:02] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:03] [INFO ] Implicit Places using invariants and state equation in 603 ms returned []
Implicit Place search using SMT with State Equation took 768 ms to find 0 implicit places.
[2023-03-07 22:18:03] [INFO ] Invariant cache hit.
[2023-03-07 22:18:03] [INFO ] Dead Transitions using invariants and state equation in 447 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1230 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 89 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(AND (OR (LT s0 1) (LT s21 1)) (OR (LT s0 1) (LT s86 1)) (OR (LT s0 1) (LT s17 1)) (OR (LT s0 1) (LT s82 1)) (OR (LT s0 1) (LT s29 1)) (OR (LT s0 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 0 ms.
FORMULA CSRepetitions-COL-10-LTLFireability-09 FALSE TECHNIQUES STUTTER_TEST
Treatment of property CSRepetitions-COL-10-LTLFireability-09 finished in 1337 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(((!p0 U p1)||G((!p2 U !p3))))))'
Support contains 301 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 11 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:03] [INFO ] Invariant cache hit.
[2023-03-07 22:18:03] [INFO ] Implicit Places using invariants in 89 ms returned []
[2023-03-07 22:18:03] [INFO ] Invariant cache hit.
[2023-03-07 22:18:04] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:04] [INFO ] Implicit Places using invariants and state equation in 289 ms returned []
Implicit Place search using SMT with State Equation took 379 ms to find 0 implicit places.
[2023-03-07 22:18:04] [INFO ] Redundant transitions in 4 ms returned []
[2023-03-07 22:18:04] [INFO ] Invariant cache hit.
[2023-03-07 22:18:04] [INFO ] Dead Transitions using invariants and state equation in 317 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 718 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 169 ms :[(AND (NOT p1) p3), (AND (NOT p1) p3), (AND (NOT p1) p3)]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-10 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND p3 p2 (NOT p1)), acceptance={} source=0 dest: 1}, { cond=(AND p3 (NOT p2) (NOT p1)), acceptance={} source=0 dest: 2}], [{ cond=(OR (AND (NOT p3) (NOT p1)) (AND (NOT p2) (NOT p1))), acceptance={} source=1 dest: 1}, { cond=(AND p3 p2 (NOT p1)), acceptance={0} source=1 dest: 1}, { cond=(AND p3 (NOT p2) (NOT p1)), acceptance={0} source=1 dest: 2}], [{ cond=(AND p3 p2 (NOT p1)), acceptance={0} source=2 dest: 1}, { cond=(AND p3 (NOT p2) (NOT p1)), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p3:(AND (OR (GEQ s131 1) (GEQ s192 1) (GEQ s135 1) (GEQ s196 1) (GEQ s139 1) (GEQ s200 1) (GEQ s143 1) (GEQ s147 1) (GEQ s151 1) (GEQ s155 1) (GEQ s159 1)...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Product exploration explored 100000 steps with 622 reset in 1485 ms.
Product exploration explored 100000 steps with 624 reset in 1534 ms.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND (NOT p3) p2 (NOT p1)), (X (NOT (AND p3 (NOT p2) (NOT p1)))), (X (OR (AND (NOT p3) (NOT p1)) (AND (NOT p2) (NOT p1)))), (X (NOT (AND p3 p2 (NOT p1)))), (X (X (NOT (AND p3 (NOT p2) (NOT p1))))), (X (X (OR (AND (NOT p3) (NOT p1)) (AND (NOT p2) (NOT p1))))), (X (X (NOT (AND p3 p2 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 7 factoid took 374 ms. Reduced automaton from 3 states, 8 edges and 3 AP (stutter insensitive) to 3 states, 8 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 147 ms :[(AND (NOT p1) p3), (AND (NOT p1) p3), (AND (NOT p1) p3)]
Incomplete random walk after 10000 steps, including 68 resets, run finished after 663 ms. (steps per millisecond=15 ) properties (out of 3) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 384 ms. (steps per millisecond=26 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 509 ms. (steps per millisecond=19 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-07 22:18:09] [INFO ] Invariant cache hit.
[2023-03-07 22:18:10] [INFO ] [Real]Absence check using 101 positive place invariants in 45 ms returned sat
[2023-03-07 22:18:11] [INFO ] After 275ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:1
[2023-03-07 22:18:11] [INFO ] [Nat]Absence check using 101 positive place invariants in 32 ms returned sat
[2023-03-07 22:18:12] [INFO ] After 1663ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :1
[2023-03-07 22:18:12] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:14] [INFO ] After 1507ms SMT Verify possible using 100 Read/Feed constraints in natural domain returned unsat :1 sat :1
[2023-03-07 22:18:15] [INFO ] After 2820ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :1
Attempting to minimize the solution found.
Minimization took 1536 ms.
[2023-03-07 22:18:17] [INFO ] After 6235ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :1
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 9 ms.
Support contains 301 out of 402 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 30 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 31 ms. Remains : 402/402 places, 500/500 transitions.
Finished random walk after 1859 steps, including 12 resets, run visited all 1 properties in 38 ms. (steps per millisecond=48 )
Found 1 invariant AP formulas.
Knowledge obtained : [(AND (NOT p3) p2 (NOT p1)), (X (NOT (AND p3 (NOT p2) (NOT p1)))), (X (OR (AND (NOT p3) (NOT p1)) (AND (NOT p2) (NOT p1)))), (X (NOT (AND p3 p2 (NOT p1)))), (X (X (NOT (AND p3 (NOT p2) (NOT p1))))), (X (X (OR (AND (NOT p3) (NOT p1)) (AND (NOT p2) (NOT p1))))), (X (X (NOT (AND p3 p2 (NOT p1))))), (G (NOT (AND (NOT p1) (NOT p2) p3)))]
False Knowledge obtained : [(F (AND (NOT p1) p2 p3)), (F (NOT (OR (AND (NOT p1) (NOT p2)) (AND (NOT p1) (NOT p3)))))]
Knowledge based reduction with 8 factoid took 412 ms. Reduced automaton from 3 states, 8 edges and 3 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 83 ms :[(AND (NOT p1) p3), (AND (NOT p1) p3)]
Stuttering acceptance computed with spot in 89 ms :[(AND (NOT p1) p3), (AND (NOT p1) p3)]
Support contains 301 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 10 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:17] [INFO ] Invariant cache hit.
[2023-03-07 22:18:18] [INFO ] Implicit Places using invariants in 140 ms returned []
[2023-03-07 22:18:18] [INFO ] Invariant cache hit.
[2023-03-07 22:18:18] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:18] [INFO ] Implicit Places using invariants and state equation in 392 ms returned []
Implicit Place search using SMT with State Equation took 539 ms to find 0 implicit places.
[2023-03-07 22:18:18] [INFO ] Redundant transitions in 5 ms returned []
[2023-03-07 22:18:18] [INFO ] Invariant cache hit.
[2023-03-07 22:18:18] [INFO ] Dead Transitions using invariants and state equation in 395 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 958 ms. Remains : 402/402 places, 500/500 transitions.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p3)), (X (AND (NOT p1) (NOT p3))), (X (NOT (AND (NOT p1) p3))), (X (X (AND (NOT p1) (NOT p3)))), (X (X (NOT (AND (NOT p1) p3))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 277 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 101 ms :[(AND (NOT p1) p3), (AND (NOT p1) p3)]
Incomplete random walk after 10000 steps, including 68 resets, run finished after 172 ms. (steps per millisecond=58 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 247 ms. (steps per millisecond=40 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-07 22:18:20] [INFO ] Invariant cache hit.
[2023-03-07 22:18:20] [INFO ] [Real]Absence check using 101 positive place invariants in 20 ms returned sat
[2023-03-07 22:18:20] [INFO ] After 134ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-07 22:18:20] [INFO ] [Nat]Absence check using 101 positive place invariants in 31 ms returned sat
[2023-03-07 22:18:21] [INFO ] After 1166ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-07 22:18:21] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:22] [INFO ] After 1063ms SMT Verify possible using 100 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-07 22:18:24] [INFO ] After 2281ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 884 ms.
[2023-03-07 22:18:24] [INFO ] After 4463ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 6 ms.
Support contains 301 out of 402 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 8 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 8 ms. Remains : 402/402 places, 500/500 transitions.
Finished random walk after 4939 steps, including 34 resets, run visited all 1 properties in 91 ms. (steps per millisecond=54 )
Knowledge obtained : [(AND (NOT p1) (NOT p3)), (X (AND (NOT p1) (NOT p3))), (X (NOT (AND (NOT p1) p3))), (X (X (AND (NOT p1) (NOT p3)))), (X (X (NOT (AND (NOT p1) p3))))]
False Knowledge obtained : [(F (AND (NOT p1) p3)), (F (NOT (AND (NOT p1) (NOT p3))))]
Knowledge based reduction with 5 factoid took 261 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 74 ms :[(AND (NOT p1) p3), (AND (NOT p1) p3)]
Stuttering acceptance computed with spot in 72 ms :[(AND (NOT p1) p3), (AND (NOT p1) p3)]
Stuttering acceptance computed with spot in 82 ms :[(AND (NOT p1) p3), (AND (NOT p1) p3)]
Product exploration explored 100000 steps with 623 reset in 1509 ms.
Product exploration explored 100000 steps with 625 reset in 1594 ms.
Support contains 301 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 12 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:28] [INFO ] Invariant cache hit.
[2023-03-07 22:18:28] [INFO ] Implicit Places using invariants in 100 ms returned []
[2023-03-07 22:18:28] [INFO ] Invariant cache hit.
[2023-03-07 22:18:29] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:29] [INFO ] Implicit Places using invariants and state equation in 383 ms returned []
Implicit Place search using SMT with State Equation took 486 ms to find 0 implicit places.
[2023-03-07 22:18:29] [INFO ] Redundant transitions in 4 ms returned []
[2023-03-07 22:18:29] [INFO ] Invariant cache hit.
[2023-03-07 22:18:29] [INFO ] Dead Transitions using invariants and state equation in 545 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 1065 ms. Remains : 402/402 places, 500/500 transitions.
Treatment of property CSRepetitions-COL-10-LTLFireability-10 finished in 26020 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(!p0)))'
Support contains 100 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 3 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:29] [INFO ] Invariant cache hit.
[2023-03-07 22:18:29] [INFO ] Implicit Places using invariants in 239 ms returned []
[2023-03-07 22:18:29] [INFO ] Invariant cache hit.
[2023-03-07 22:18:30] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:30] [INFO ] Implicit Places using invariants and state equation in 778 ms returned []
Implicit Place search using SMT with State Equation took 1025 ms to find 0 implicit places.
[2023-03-07 22:18:30] [INFO ] Invariant cache hit.
[2023-03-07 22:18:31] [INFO ] Dead Transitions using invariants and state equation in 459 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1488 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 103 ms :[true, p0, p0]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=p0, acceptance={} source=2 dest: 0}, { cond=(NOT p0), acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(AND (LT s131 1) (LT s192 1) (LT s135 1) (LT s196 1) (LT s139 1) (LT s200 1) (LT s143 1) (LT s147 1) (LT s151 1) (LT s155 1) (LT s159 1) (LT s163 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 1 ms.
FORMULA CSRepetitions-COL-10-LTLFireability-11 FALSE TECHNIQUES STUTTER_TEST
Treatment of property CSRepetitions-COL-10-LTLFireability-11 finished in 1611 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(G(p0))))'
Support contains 200 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 4 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:31] [INFO ] Invariant cache hit.
[2023-03-07 22:18:31] [INFO ] Implicit Places using invariants in 135 ms returned []
[2023-03-07 22:18:31] [INFO ] Invariant cache hit.
[2023-03-07 22:18:31] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:31] [INFO ] Implicit Places using invariants and state equation in 491 ms returned []
Implicit Place search using SMT with State Equation took 629 ms to find 0 implicit places.
[2023-03-07 22:18:31] [INFO ] Invariant cache hit.
[2023-03-07 22:18:32] [INFO ] Dead Transitions using invariants and state equation in 601 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1235 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 118 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-12 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p0), acceptance={} source=1 dest: 0}, { cond=p0, acceptance={} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 1}], [{ cond=true, acceptance={} source=3 dest: 2}]], initial=3, aps=[p0:(OR (AND (GEQ s44 1) (GEQ s345 1)) (AND (GEQ s49 1) (GEQ s350 1)) (AND (GEQ s39 1) (GEQ s340 1)) (AND (GEQ s34 1) (GEQ s335 1)) (AND (GEQ s54 1) (GEQ s...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 2 steps with 0 reset in 1 ms.
FORMULA CSRepetitions-COL-10-LTLFireability-12 FALSE TECHNIQUES STUTTER_TEST
Treatment of property CSRepetitions-COL-10-LTLFireability-12 finished in 1377 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(F(!p0))||G(!p1))))'
Support contains 300 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 20 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:32] [INFO ] Invariant cache hit.
[2023-03-07 22:18:32] [INFO ] Implicit Places using invariants in 119 ms returned []
[2023-03-07 22:18:32] [INFO ] Invariant cache hit.
[2023-03-07 22:18:33] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:33] [INFO ] Implicit Places using invariants and state equation in 378 ms returned []
Implicit Place search using SMT with State Equation took 499 ms to find 0 implicit places.
[2023-03-07 22:18:33] [INFO ] Redundant transitions in 6 ms returned []
[2023-03-07 22:18:33] [INFO ] Invariant cache hit.
[2023-03-07 22:18:33] [INFO ] Dead Transitions using invariants and state equation in 450 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 983 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 71 ms :[(AND p1 p0), (AND p1 p0)]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-13 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND p1 p0), acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p1) p0), acceptance={} source=1 dest: 1}, { cond=(AND p1 p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p1:(OR (GEQ s261 1) (GEQ s257 1) (GEQ s269 1) (GEQ s265 1) (GEQ s204 1) (GEQ s277 1) (GEQ s208 1) (GEQ s273 1) (GEQ s212 1) (GEQ s285 1) (GEQ s216 1) (GEQ...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 761 reset in 1740 ms.
Product exploration explored 100000 steps with 756 reset in 1608 ms.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND p1 (NOT p0)), (X (NOT (AND p1 p0))), (X (NOT (AND (NOT p1) p0))), (X (X (NOT (AND p1 p0)))), (X (X (NOT (AND (NOT p1) p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 193 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 88 ms :[(AND p0 p1), (AND p0 p1)]
Finished random walk after 273 steps, including 1 resets, run visited all 2 properties in 11 ms. (steps per millisecond=24 )
Knowledge obtained : [(AND p1 (NOT p0)), (X (NOT (AND p1 p0))), (X (NOT (AND (NOT p1) p0))), (X (X (NOT (AND p1 p0)))), (X (X (NOT (AND (NOT p1) p0))))]
False Knowledge obtained : [(F (AND p0 p1)), (F (AND p0 (NOT p1)))]
Knowledge based reduction with 5 factoid took 330 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 86 ms :[(AND p0 p1), (AND p0 p1)]
Stuttering acceptance computed with spot in 100 ms :[(AND p0 p1), (AND p0 p1)]
Support contains 300 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 9 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:38] [INFO ] Invariant cache hit.
[2023-03-07 22:18:38] [INFO ] Implicit Places using invariants in 133 ms returned []
[2023-03-07 22:18:38] [INFO ] Invariant cache hit.
[2023-03-07 22:18:38] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:38] [INFO ] Implicit Places using invariants and state equation in 317 ms returned []
Implicit Place search using SMT with State Equation took 463 ms to find 0 implicit places.
[2023-03-07 22:18:38] [INFO ] Redundant transitions in 4 ms returned []
[2023-03-07 22:18:38] [INFO ] Invariant cache hit.
[2023-03-07 22:18:38] [INFO ] Dead Transitions using invariants and state equation in 325 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 811 ms. Remains : 402/402 places, 500/500 transitions.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND p0 p1))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT (AND p0 p1))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 252 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 103 ms :[(AND p0 p1), (AND p0 p1)]
Finished random walk after 148 steps, including 0 resets, run visited all 2 properties in 3 ms. (steps per millisecond=49 )
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND p0 p1))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT (AND p0 p1))))]
False Knowledge obtained : [(F (AND p0 p1)), (F (AND p0 (NOT p1)))]
Knowledge based reduction with 5 factoid took 347 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 104 ms :[(AND p0 p1), (AND p0 p1)]
Stuttering acceptance computed with spot in 100 ms :[(AND p0 p1), (AND p0 p1)]
Stuttering acceptance computed with spot in 99 ms :[(AND p0 p1), (AND p0 p1)]
Product exploration explored 100000 steps with 755 reset in 1691 ms.
Product exploration explored 100000 steps with 736 reset in 1764 ms.
Support contains 300 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 15 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:43] [INFO ] Invariant cache hit.
[2023-03-07 22:18:43] [INFO ] Implicit Places using invariants in 136 ms returned []
[2023-03-07 22:18:43] [INFO ] Invariant cache hit.
[2023-03-07 22:18:44] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:44] [INFO ] Implicit Places using invariants and state equation in 489 ms returned []
Implicit Place search using SMT with State Equation took 638 ms to find 0 implicit places.
[2023-03-07 22:18:44] [INFO ] Redundant transitions in 6 ms returned []
[2023-03-07 22:18:44] [INFO ] Invariant cache hit.
[2023-03-07 22:18:44] [INFO ] Dead Transitions using invariants and state equation in 495 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 1161 ms. Remains : 402/402 places, 500/500 transitions.
Treatment of property CSRepetitions-COL-10-LTLFireability-13 finished in 12064 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(!p0)||(G(p1) U p2))))'
Support contains 302 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 3 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:44] [INFO ] Invariant cache hit.
[2023-03-07 22:18:44] [INFO ] Implicit Places using invariants in 132 ms returned []
[2023-03-07 22:18:44] [INFO ] Invariant cache hit.
[2023-03-07 22:18:45] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:45] [INFO ] Implicit Places using invariants and state equation in 351 ms returned []
Implicit Place search using SMT with State Equation took 486 ms to find 0 implicit places.
[2023-03-07 22:18:45] [INFO ] Invariant cache hit.
[2023-03-07 22:18:45] [INFO ] Dead Transitions using invariants and state equation in 492 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 988 ms. Remains : 402/402 places, 500/500 transitions.
Stuttering acceptance computed with spot in 314 ms :[(NOT p1), (AND p0 (NOT p2)), p0, (OR (AND p0 (NOT p1)) (AND p0 (NOT p2))), (OR (NOT p1) (NOT p2)), true, (AND p0 (NOT p2))]
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-15 automaton TGBA Formula[mat=[[{ cond=p1, acceptance={} source=0 dest: 0}, { cond=(NOT p1), acceptance={} source=0 dest: 5}], [{ cond=(AND (NOT p2) (NOT p1)), acceptance={} source=1 dest: 2}, { cond=(AND (NOT p2) p1), acceptance={} source=1 dest: 3}], [{ cond=p0, acceptance={} source=2 dest: 5}], [{ cond=(AND p2 p1 p0), acceptance={} source=3 dest: 0}, { cond=(AND (NOT p2) p1 p0), acceptance={} source=3 dest: 4}, { cond=(AND (NOT p1) p0), acceptance={} source=3 dest: 5}], [{ cond=(AND p2 p1), acceptance={0} source=4 dest: 0}, { cond=(AND (NOT p2) p1), acceptance={0} source=4 dest: 4}, { cond=(NOT p1), acceptance={0} source=4 dest: 5}], [{ cond=true, acceptance={0} source=5 dest: 5}], [{ cond=true, acceptance={} source=6 dest: 1}]], initial=6, aps=[p1:(AND (OR (LT s0 1) (LT s21 1)) (OR (LT s0 1) (LT s86 1)) (OR (LT s0 1) (LT s17 1)) (OR (LT s0 1) (LT s82 1)) (OR (LT s0 1) (LT s29 1)) (OR (LT s0 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null, null][false, false, false, false, false, false, false]]
Product exploration explored 100000 steps with 50000 reset in 2334 ms.
Product exploration explored 100000 steps with 50000 reset in 2082 ms.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND p1 p2 p0), (X (NOT (AND (NOT p2) p1))), (X (NOT (AND (NOT p2) (NOT p1)))), (X (X (NOT (AND p2 p1 p0)))), (X (X (NOT (AND (NOT p2) p1 p0))))]
False Knowledge obtained : [(X (X (AND (NOT p1) p0))), (X (X (NOT (AND (NOT p1) p0)))), (X (X p0)), (X (X (NOT p0)))]
Property proved to be true thanks to knowledge :(X (NOT (AND (NOT p2) (NOT p1))))
Knowledge based reduction with 5 factoid took 383 ms. Reduced automaton from 7 states, 13 edges and 3 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA CSRepetitions-COL-10-LTLFireability-15 TRUE TECHNIQUES KNOWLEDGE
Treatment of property CSRepetitions-COL-10-LTLFireability-15 finished in 6428 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(F((p0||X(p1))))))'
Found a Shortening insensitive property : CSRepetitions-COL-10-LTLFireability-01
Stuttering acceptance computed with spot in 182 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Support contains 202 out of 402 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 14 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:51] [INFO ] Invariant cache hit.
[2023-03-07 22:18:51] [INFO ] Implicit Places using invariants in 201 ms returned []
[2023-03-07 22:18:51] [INFO ] Invariant cache hit.
[2023-03-07 22:18:52] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:52] [INFO ] Implicit Places using invariants and state equation in 526 ms returned []
Implicit Place search using SMT with State Equation took 732 ms to find 0 implicit places.
[2023-03-07 22:18:52] [INFO ] Invariant cache hit.
[2023-03-07 22:18:52] [INFO ] Dead Transitions using invariants and state equation in 499 ms found 0 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 1250 ms. Remains : 402/402 places, 500/500 transitions.
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 3}], [{ cond=true, acceptance={} source=3 dest: 0}]], initial=2, aps=[p0:(AND (OR (LT s0 1) (LT s21 1)) (OR (LT s0 1) (LT s86 1)) (OR (LT s0 1) (LT s17 1)) (OR (LT s0 1) (LT s82 1)) (OR (LT s0 1) (LT s29 1)) (OR (LT s0 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak, cl-invariant], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 19246 reset in 1369 ms.
Product exploration explored 100000 steps with 19038 reset in 1235 ms.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND p0 p1), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 122 ms. Reduced automaton from 4 states, 4 edges and 2 AP (stutter sensitive) to 4 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 196 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Finished random walk after 14 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=14 )
Knowledge obtained : [(AND p0 p1), (X (X (NOT p0)))]
False Knowledge obtained : [(F (AND (NOT p1) (NOT p0)))]
Knowledge based reduction with 2 factoid took 217 ms. Reduced automaton from 4 states, 4 edges and 2 AP (stutter sensitive) to 4 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 188 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Stuttering acceptance computed with spot in 182 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Support contains 202 out of 402 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 4 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:18:56] [INFO ] Invariant cache hit.
[2023-03-07 22:18:56] [INFO ] Implicit Places using invariants in 195 ms returned []
[2023-03-07 22:18:56] [INFO ] Invariant cache hit.
[2023-03-07 22:18:56] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:18:57] [INFO ] Implicit Places using invariants and state equation in 665 ms returned []
Implicit Place search using SMT with State Equation took 862 ms to find 0 implicit places.
[2023-03-07 22:18:57] [INFO ] Invariant cache hit.
[2023-03-07 22:18:57] [INFO ] Dead Transitions using invariants and state equation in 615 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1483 ms. Remains : 402/402 places, 500/500 transitions.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND p1 p0), true]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 82 ms. Reduced automaton from 4 states, 4 edges and 2 AP (stutter sensitive) to 4 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 136 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Finished random walk after 17 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=8 )
Knowledge obtained : [(AND p1 p0), true]
False Knowledge obtained : [(F (AND (NOT p0) (NOT p1)))]
Knowledge based reduction with 2 factoid took 103 ms. Reduced automaton from 4 states, 4 edges and 2 AP (stutter sensitive) to 4 states, 4 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 138 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 163 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 170 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 19190 reset in 1321 ms.
Stack based approach found an accepted trace after 65727 steps with 12553 reset with depth 39 and stack size 39 in 1153 ms.
Treatment of property CSRepetitions-COL-10-LTLFireability-01 finished in 9978 ms.
Length sensitive decision was in the wrong direction : Shortening insensitive + false
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((G(F(p0))&&F(!p1))))'
Found a Shortening insensitive property : CSRepetitions-COL-10-LTLFireability-03
Stuttering acceptance computed with spot in 236 ms :[(OR (NOT p0) p1), (OR (NOT p0) p1), (NOT p0), (NOT p0), p1]
Support contains 300 out of 402 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 5 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:19:01] [INFO ] Invariant cache hit.
[2023-03-07 22:19:01] [INFO ] Implicit Places using invariants in 119 ms returned []
[2023-03-07 22:19:01] [INFO ] Invariant cache hit.
[2023-03-07 22:19:02] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:19:02] [INFO ] Implicit Places using invariants and state equation in 385 ms returned []
Implicit Place search using SMT with State Equation took 507 ms to find 0 implicit places.
[2023-03-07 22:19:02] [INFO ] Invariant cache hit.
[2023-03-07 22:19:02] [INFO ] Dead Transitions using invariants and state equation in 502 ms found 0 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 1019 ms. Remains : 402/402 places, 500/500 transitions.
Running random walk in product with property : CSRepetitions-COL-10-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={} source=1 dest: 2}, { cond=true, acceptance={} source=1 dest: 3}, { cond=p1, acceptance={} source=1 dest: 4}], [{ cond=(NOT p0), acceptance={0} source=2 dest: 2}], [{ cond=(NOT p0), acceptance={} source=3 dest: 2}, { cond=true, acceptance={} source=3 dest: 3}], [{ cond=p1, acceptance={0} source=4 dest: 4}]], initial=0, aps=[p0:(AND (LT s131 1) (LT s192 1) (LT s135 1) (LT s196 1) (LT s139 1) (LT s200 1) (LT s143 1) (LT s147 1) (LT s151 1) (LT s155 1) (LT s159 1) (LT s163 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak, cl-invariant], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 771 reset in 1019 ms.
Product exploration explored 100000 steps with 774 reset in 1103 ms.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [(AND p0 (NOT p1)), (X p0), (X (NOT p1)), true, (X (X (NOT p1)))]
False Knowledge obtained : [(X (X (NOT p0))), (X (X p0))]
Knowledge sufficient to adopt a stutter insensitive property.
Knowledge based reduction with 5 factoid took 295 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 138 ms :[(NOT p0), (NOT p0)]
Finished random walk after 21 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=10 )
Knowledge obtained : [(AND p0 (NOT p1)), (X p0), (X (NOT p1)), true, (X (X (NOT p1)))]
False Knowledge obtained : [(X (X (NOT p0))), (X (X p0)), (F (NOT p0))]
Knowledge based reduction with 5 factoid took 278 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 134 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 121 ms :[(NOT p0), (NOT p0)]
Support contains 100 out of 402 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Applied a total of 0 rules in 8 ms. Remains 402 /402 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-07 22:19:05] [INFO ] Invariant cache hit.
[2023-03-07 22:19:06] [INFO ] Implicit Places using invariants in 114 ms returned []
[2023-03-07 22:19:06] [INFO ] Invariant cache hit.
[2023-03-07 22:19:06] [INFO ] State equation strengthened by 100 read => feed constraints.
[2023-03-07 22:19:06] [INFO ] Implicit Places using invariants and state equation in 318 ms returned []
Implicit Place search using SMT with State Equation took 435 ms to find 0 implicit places.
[2023-03-07 22:19:06] [INFO ] Redundant transitions in 3 ms returned []
[2023-03-07 22:19:06] [INFO ] Invariant cache hit.
[2023-03-07 22:19:06] [INFO ] Dead Transitions using invariants and state equation in 565 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 1021 ms. Remains : 402/402 places, 500/500 transitions.
Computed a total of 0 stabilizing places and 100 stable transitions
Computed a total of 0 stabilizing places and 100 stable transitions
Knowledge obtained : [p0, (X p0)]
False Knowledge obtained : [(X (X (NOT p0))), (X (X p0))]
Knowledge based reduction with 2 factoid took 122 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 67 ms :[(NOT p0), (NOT p0)]
Finished random walk after 4 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=4 )
Knowledge obtained : [p0, (X p0)]
False Knowledge obtained : [(X (X (NOT p0))), (X (X p0)), (F (NOT p0))]
Knowledge based reduction with 2 factoid took 134 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 65 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 83 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 93 ms :[(NOT p0), (NOT p0)]
Product exploration explored 100000 steps with 787 reset in 1028 ms.
Product exploration explored 100000 steps with 786 reset in 1130 ms.
Support contains 100 out of 402 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 402/402 places, 500/500 transitions.
Performed 100 Post agglomeration using F-continuation condition.Transition count delta: 100
Deduced a syphon composed of 100 places in 0 ms
Reduce places removed 200 places and 0 transitions.
Iterating global reduction 0 with 300 rules applied. Total rules applied 300 place count 202 transition count 400
Discarding 99 places :
Symmetric choice reduction at 0 with 99 rule applications. Total rules 399 place count 103 transition count 301
Iterating global reduction 0 with 99 rules applied. Total rules applied 498 place count 103 transition count 301
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 501 place count 101 transition count 300
Applied a total of 501 rules in 21 ms. Remains 101 /402 variables (removed 301) and now considering 300/500 (removed 200) transitions.
// Phase 1: matrix 300 rows 101 cols
[2023-03-07 22:19:09] [INFO ] Computed 0 place invariants in 4 ms
[2023-03-07 22:19:09] [INFO ] Implicit Places using invariants in 47 ms returned []
[2023-03-07 22:19:09] [INFO ] Invariant cache hit.
[2023-03-07 22:19:09] [INFO ] Implicit Places using invariants and state equation in 140 ms returned []
Implicit Place search using SMT with State Equation took 189 ms to find 0 implicit places.
[2023-03-07 22:19:09] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-07 22:19:09] [INFO ] Invariant cache hit.
[2023-03-07 22:19:10] [INFO ] Dead Transitions using invariants and state equation in 219 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 101/402 places, 300/500 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 439 ms. Remains : 101/402 places, 300/500 transitions.
Treatment of property CSRepetitions-COL-10-LTLFireability-03 finished in 9044 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(((!p0 U p1)||G((!p2 U !p3))))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(F(!p0))||G(!p1))))'
[2023-03-07 22:19:10] [INFO ] Flatten gal took : 50 ms
[2023-03-07 22:19:10] [INFO ] Export to MCC of 4 properties in file /home/mcc/execution/LTLFireability.sr.xml took 15 ms.
[2023-03-07 22:19:10] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 402 places, 500 transitions and 1500 arcs took 4 ms.
Total runtime 100056 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CSRepetitions-COL-10
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
LTLFireability

FORMULA CSRepetitions-COL-10-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CSRepetitions-COL-10-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678227876378

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 6 (type EXCL) for 3 CSRepetitions-COL-10-LTLFireability-03
lola: time limit : 719 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for CSRepetitions-COL-10-LTLFireability-03
lola: result : false
lola: markings : 133
lola: fired transitions : 538
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 CSRepetitions-COL-10-LTLFireability-01
lola: time limit : 1198 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for CSRepetitions-COL-10-LTLFireability-01
lola: result : false
lola: markings : 435
lola: fired transitions : 435
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 CSRepetitions-COL-10-LTLFireability-13
lola: time limit : 1797 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 5/1797 2/32 CSRepetitions-COL-10-LTLFireability-13 203282 m, 40656 m/sec, 1042704 t fired, .

Time elapsed: 10 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 10/1797 4/32 CSRepetitions-COL-10-LTLFireability-13 421757 m, 43695 m/sec, 2298362 t fired, .

Time elapsed: 15 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 15/1797 6/32 CSRepetitions-COL-10-LTLFireability-13 634168 m, 42482 m/sec, 3560660 t fired, .

Time elapsed: 20 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 20/1797 7/32 CSRepetitions-COL-10-LTLFireability-13 826926 m, 38551 m/sec, 4786466 t fired, .

Time elapsed: 25 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 25/1797 9/32 CSRepetitions-COL-10-LTLFireability-13 1037423 m, 42099 m/sec, 6046385 t fired, .

Time elapsed: 30 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 30/1797 10/32 CSRepetitions-COL-10-LTLFireability-13 1234891 m, 39493 m/sec, 7329134 t fired, .

Time elapsed: 35 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 35/1797 12/32 CSRepetitions-COL-10-LTLFireability-13 1427316 m, 38485 m/sec, 8616859 t fired, .

Time elapsed: 40 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 40/1797 14/32 CSRepetitions-COL-10-LTLFireability-13 1617786 m, 38094 m/sec, 9922024 t fired, .

Time elapsed: 45 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 45/1797 15/32 CSRepetitions-COL-10-LTLFireability-13 1829958 m, 42434 m/sec, 11193274 t fired, .

Time elapsed: 50 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 50/1797 17/32 CSRepetitions-COL-10-LTLFireability-13 2027779 m, 39564 m/sec, 12478789 t fired, .

Time elapsed: 55 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 55/1797 18/32 CSRepetitions-COL-10-LTLFireability-13 2220468 m, 38537 m/sec, 13769780 t fired, .

Time elapsed: 60 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 60/1797 20/32 CSRepetitions-COL-10-LTLFireability-13 2406411 m, 37188 m/sec, 15076785 t fired, .

Time elapsed: 65 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 65/1797 21/32 CSRepetitions-COL-10-LTLFireability-13 2600203 m, 38758 m/sec, 16364704 t fired, .

Time elapsed: 70 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 70/1797 23/32 CSRepetitions-COL-10-LTLFireability-13 2783126 m, 36584 m/sec, 17679634 t fired, .

Time elapsed: 75 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 75/1797 24/32 CSRepetitions-COL-10-LTLFireability-13 2964851 m, 36345 m/sec, 19002049 t fired, .

Time elapsed: 80 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 80/1797 26/32 CSRepetitions-COL-10-LTLFireability-13 3135395 m, 34108 m/sec, 20342712 t fired, .

Time elapsed: 85 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 85/1797 27/32 CSRepetitions-COL-10-LTLFireability-13 3345011 m, 41923 m/sec, 21597748 t fired, .

Time elapsed: 90 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 90/1797 29/32 CSRepetitions-COL-10-LTLFireability-13 3547214 m, 40440 m/sec, 22903636 t fired, .

Time elapsed: 95 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 95/1797 31/32 CSRepetitions-COL-10-LTLFireability-13 3746713 m, 39899 m/sec, 24204587 t fired, .

Time elapsed: 100 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 LTL EXCL 100/1797 32/32 CSRepetitions-COL-10-LTLFireability-13 3931655 m, 36988 m/sec, 25543976 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: CANCELED task # 14 (type EXCL) for CSRepetitions-COL-10-LTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: LAUNCH task # 11 (type EXCL) for 10 CSRepetitions-COL-10-LTLFireability-10
lola: time limit : 3490 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 5/3490 1/32 CSRepetitions-COL-10-LTLFireability-10 90454 m, 18090 m/sec, 177938 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 10/3490 2/32 CSRepetitions-COL-10-LTLFireability-10 180655 m, 18040 m/sec, 360307 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 15/3490 3/32 CSRepetitions-COL-10-LTLFireability-10 267974 m, 17463 m/sec, 540657 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 20/3490 4/32 CSRepetitions-COL-10-LTLFireability-10 354661 m, 17337 m/sec, 721272 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 25/3490 4/32 CSRepetitions-COL-10-LTLFireability-10 440874 m, 17242 m/sec, 905318 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 30/3490 5/32 CSRepetitions-COL-10-LTLFireability-10 527217 m, 17268 m/sec, 1096685 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 35/3490 6/32 CSRepetitions-COL-10-LTLFireability-10 613938 m, 17344 m/sec, 1300844 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 40/3490 7/32 CSRepetitions-COL-10-LTLFireability-10 700492 m, 17310 m/sec, 1541186 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 45/3490 7/32 CSRepetitions-COL-10-LTLFireability-10 789902 m, 17882 m/sec, 1738475 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 50/3490 8/32 CSRepetitions-COL-10-LTLFireability-10 878214 m, 17662 m/sec, 1916771 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 55/3490 9/32 CSRepetitions-COL-10-LTLFireability-10 964035 m, 17164 m/sec, 2090877 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 60/3490 10/32 CSRepetitions-COL-10-LTLFireability-10 1043638 m, 15920 m/sec, 2253839 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 65/3490 11/32 CSRepetitions-COL-10-LTLFireability-10 1128609 m, 16994 m/sec, 2430486 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 70/3490 11/32 CSRepetitions-COL-10-LTLFireability-10 1213114 m, 16901 m/sec, 2608561 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 75/3490 12/32 CSRepetitions-COL-10-LTLFireability-10 1298073 m, 16991 m/sec, 2791069 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 80/3490 13/32 CSRepetitions-COL-10-LTLFireability-10 1383690 m, 17123 m/sec, 2980168 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 85/3490 14/32 CSRepetitions-COL-10-LTLFireability-10 1469684 m, 17198 m/sec, 3179450 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 90/3490 15/32 CSRepetitions-COL-10-LTLFireability-10 1556187 m, 17300 m/sec, 3406506 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 95/3490 15/32 CSRepetitions-COL-10-LTLFireability-10 1645122 m, 17787 m/sec, 3611606 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 100/3490 16/32 CSRepetitions-COL-10-LTLFireability-10 1734231 m, 17821 m/sec, 3791530 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 105/3490 17/32 CSRepetitions-COL-10-LTLFireability-10 1820094 m, 17172 m/sec, 3965713 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 110/3490 18/32 CSRepetitions-COL-10-LTLFireability-10 1904077 m, 16796 m/sec, 4137547 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 115/3490 18/32 CSRepetitions-COL-10-LTLFireability-10 1988214 m, 16827 m/sec, 4312790 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 120/3490 19/32 CSRepetitions-COL-10-LTLFireability-10 2072189 m, 16795 m/sec, 4490993 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 125/3490 20/32 CSRepetitions-COL-10-LTLFireability-10 2156340 m, 16830 m/sec, 4673555 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 130/3490 20/32 CSRepetitions-COL-10-LTLFireability-10 2241204 m, 16972 m/sec, 4861776 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 135/3490 21/32 CSRepetitions-COL-10-LTLFireability-10 2326571 m, 17073 m/sec, 5063754 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 140/3490 22/32 CSRepetitions-COL-10-LTLFireability-10 2412439 m, 17173 m/sec, 5308142 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 145/3490 23/32 CSRepetitions-COL-10-LTLFireability-10 2501952 m, 17902 m/sec, 5487996 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 150/3490 23/32 CSRepetitions-COL-10-LTLFireability-10 2590675 m, 17744 m/sec, 5667297 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 155/3490 24/32 CSRepetitions-COL-10-LTLFireability-10 2674449 m, 16754 m/sec, 5837836 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 160/3490 25/32 CSRepetitions-COL-10-LTLFireability-10 2758229 m, 16756 m/sec, 6012204 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 165/3490 26/32 CSRepetitions-COL-10-LTLFireability-10 2841987 m, 16751 m/sec, 6186950 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 170/3490 26/32 CSRepetitions-COL-10-LTLFireability-10 2925915 m, 16785 m/sec, 6365967 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 175/3490 27/32 CSRepetitions-COL-10-LTLFireability-10 3010065 m, 16830 m/sec, 6550502 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 180/3490 28/32 CSRepetitions-COL-10-LTLFireability-10 3093038 m, 16594 m/sec, 6739047 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 185/3490 28/32 CSRepetitions-COL-10-LTLFireability-10 3175180 m, 16428 m/sec, 6940644 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 190/3490 29/32 CSRepetitions-COL-10-LTLFireability-10 3258293 m, 16622 m/sec, 7160203 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 195/3490 30/32 CSRepetitions-COL-10-LTLFireability-10 3343040 m, 16949 m/sec, 7331680 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 200/3490 31/32 CSRepetitions-COL-10-LTLFireability-10 3425466 m, 16485 m/sec, 7499570 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 205/3490 31/32 CSRepetitions-COL-10-LTLFireability-10 3505915 m, 16089 m/sec, 7664535 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 LTL EXCL 210/3490 32/32 CSRepetitions-COL-10-LTLFireability-10 3586053 m, 16027 m/sec, 7831849 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: CANCELED task # 11 (type EXCL) for CSRepetitions-COL-10-LTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-10-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-10-LTLFireability-13: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: Portfolio finished: no open tasks 4

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-10-LTLFireability-01: LTL false LTL model checker
CSRepetitions-COL-10-LTLFireability-03: CONJ false LTL model checker
CSRepetitions-COL-10-LTLFireability-10: LTL unknown AGGR
CSRepetitions-COL-10-LTLFireability-13: LTL unknown AGGR


Time elapsed: 325 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CSRepetitions-COL-10"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CSRepetitions-COL-10, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-smll-167814397500044"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CSRepetitions-COL-10.tgz
mv CSRepetitions-COL-10 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;