fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r070-smll-167814396800140
Last Updated
May 14, 2023

About the Execution of LoLA for CircadianClock-PT-100000

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2483.632 40919.00 36262.00 642.80 ??FFF?FFTF?TFFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r070-smll-167814396800140.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is CircadianClock-PT-100000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r070-smll-167814396800140
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 520K
-rw-r--r-- 1 mcc users 8.0K Feb 26 10:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K Feb 26 10:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 26 10:35 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 10:35 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 15:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 15:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 10:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Feb 26 10:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Feb 26 10:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 11K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-00
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-01
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-02
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-03
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-04
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-05
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-06
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-07
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-08
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-09
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-10
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-11
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-12
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-13
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-14
FORMULA_NAME CircadianClock-PT-100000-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678276620286

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CircadianClock-PT-100000
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT CircadianClock-PT-100000
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability

FORMULA CircadianClock-PT-100000-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA CircadianClock-PT-100000-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678276661205

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:493
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:424
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 7 (type EXCL) for 6 CircadianClock-PT-100000-LTLFireability-02
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for CircadianClock-PT-100000-LTLFireability-02
lola: result : false
lola: markings : 100002
lola: fired transitions : 100002
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 49 CircadianClock-PT-100000-LTLFireability-15
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for CircadianClock-PT-100000-LTLFireability-15
lola: result : false
lola: markings : 100002
lola: fired transitions : 100002
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 CircadianClock-PT-100000-LTLFireability-14
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for CircadianClock-PT-100000-LTLFireability-14
lola: result : false
lola: markings : 100002
lola: fired transitions : 100002
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 CircadianClock-PT-100000-LTLFireability-13
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for CircadianClock-PT-100000-LTLFireability-13
lola: result : false
lola: markings : 100002
lola: fired transitions : 100002
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 CircadianClock-PT-100000-LTLFireability-12
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for CircadianClock-PT-100000-LTLFireability-12
lola: result : false
lola: markings : 100002
lola: fired transitions : 100002
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 CircadianClock-PT-100000-LTLFireability-11
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for CircadianClock-PT-100000-LTLFireability-11
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 CircadianClock-PT-100000-LTLFireability-10
lola: time limit : 327 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-LTLFireability-02: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-11: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-12: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-13: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-14: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-10: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 LTL EXCL 4/327 16/32 CircadianClock-PT-100000-LTLFireability-10 2462484 m, 492496 m/sec, 3662496 t fired, .

Time elapsed: 5 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for CircadianClock-PT-100000-LTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-LTLFireability-02: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-11: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-12: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-13: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-14: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
CircadianClock-PT-100000-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-10: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 CircadianClock-PT-100000-LTLFireability-09
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for CircadianClock-PT-100000-LTLFireability-09
lola: result : false
lola: markings : 100003
lola: fired transitions : 100003
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 CircadianClock-PT-100000-LTLFireability-08
lola: time limit : 398 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for CircadianClock-PT-100000-LTLFireability-08
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 21 CircadianClock-PT-100000-LTLFireability-07
lola: time limit : 448 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for CircadianClock-PT-100000-LTLFireability-07
lola: result : false
lola: markings : 100003
lola: fired transitions : 100003
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 CircadianClock-PT-100000-LTLFireability-06
lola: time limit : 598 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for CircadianClock-PT-100000-LTLFireability-06
lola: result : false
lola: markings : 400005
lola: fired transitions : 400008
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 16 (type EXCL) for 15 CircadianClock-PT-100000-LTLFireability-05
lola: time limit : 717 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-LTLFireability-02: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-06: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-07: CONJ false LTL model checker
CircadianClock-PT-100000-LTLFireability-08: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-09: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-11: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-12: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-13: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-14: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-10: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 4/717 18/32 CircadianClock-PT-100000-LTLFireability-05 2750357 m, 550071 m/sec, 4100697 t fired, .

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for CircadianClock-PT-100000-LTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-LTLFireability-02: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-06: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-07: CONJ false LTL model checker
CircadianClock-PT-100000-LTLFireability-08: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-09: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-11: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-12: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-13: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-14: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-LTLFireability-10: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 CircadianClock-PT-100000-LTLFireability-01
lola: time limit : 895 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-LTLFireability-02: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-06: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-07: CONJ false LTL model checker
CircadianClock-PT-100000-LTLFireability-08: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-09: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-11: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-12: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-13: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-14: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-LTLFireability-10: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 5/895 20/32 CircadianClock-PT-100000-LTLFireability-01 3046760 m, 609352 m/sec, 4546775 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for CircadianClock-PT-100000-LTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-LTLFireability-02: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-06: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-07: CONJ false LTL model checker
CircadianClock-PT-100000-LTLFireability-08: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-09: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-11: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-12: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-13: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-14: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-LTLFireability-10: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 CircadianClock-PT-100000-LTLFireability-00
lola: time limit : 1190 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-LTLFireability-02: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-06: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-07: CONJ false LTL model checker
CircadianClock-PT-100000-LTLFireability-08: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-09: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-11: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-12: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-13: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-14: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-LTLFireability-10: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/1190 21/32 CircadianClock-PT-100000-LTLFireability-00 3123804 m, 624760 m/sec, 4647591 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for CircadianClock-PT-100000-LTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-LTLFireability-02: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-06: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-07: CONJ false LTL model checker
CircadianClock-PT-100000-LTLFireability-08: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-09: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-11: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-12: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-13: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-14: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-15: CONJ false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CircadianClock-PT-100000-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
CircadianClock-PT-100000-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
CircadianClock-PT-100000-LTLFireability-10: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 CircadianClock-PT-100000-LTLFireability-03
lola: time limit : 1780 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for CircadianClock-PT-100000-LTLFireability-03
lola: result : false
lola: markings : 100003
lola: fired transitions : 100004
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 CircadianClock-PT-100000-LTLFireability-04
lola: time limit : 3560 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for CircadianClock-PT-100000-LTLFireability-04
lola: result : false
lola: markings : 200004
lola: fired transitions : 200006
lola: time used : 1.000000
lola: memory pages used : 2
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CircadianClock-PT-100000-LTLFireability-00: LTL unknown AGGR
CircadianClock-PT-100000-LTLFireability-01: LTL unknown AGGR
CircadianClock-PT-100000-LTLFireability-02: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-03: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-04: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-05: LTL unknown AGGR
CircadianClock-PT-100000-LTLFireability-06: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-07: CONJ false LTL model checker
CircadianClock-PT-100000-LTLFireability-08: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-09: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-10: LTL unknown AGGR
CircadianClock-PT-100000-LTLFireability-11: LTL true LTL model checker
CircadianClock-PT-100000-LTLFireability-12: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-13: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-14: LTL false LTL model checker
CircadianClock-PT-100000-LTLFireability-15: CONJ false LTL model checker


Time elapsed: 41 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CircadianClock-PT-100000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is CircadianClock-PT-100000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r070-smll-167814396800140"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CircadianClock-PT-100000.tgz
mv CircadianClock-PT-100000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;